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ABSTRACT 
The initial aim of this project was to create illl Ethernet (IEU~ 802.3) 
Communications System. The system was to connect EmbeJ<le<l controllers to 
lacilitatc the opcration of a real time opcration. Alier extensive investigation and 
scheduled nu:ctings with industry, it became apparent that a superior 
communication system for this type of task lay in the Controller Arca Network 
{CAN) standard. 
Communications Networks are extremely susceptible to volatile surroundings. A 
vital controller nchvork necessitates that its communication network be 
invulnerable to high noise levels. It is also imperative that critical messages from 
one controller reach their destination on time. CAN was conceived by BOSCH as 
a solution to this dilemma. 
The project undertaken was to develop a controller area network, Nhose purpose 
was to control a solar tracker in a remote fashion. The solar tracker developed 
needed to be able to work in an autonomous fashion via its own embedded 
controller, however be able to receive commands from a remote control unit. 
This remote unit was able to display the status and operation mode of the tracker, 
yet also be able to issue over ridding commands to the tracker in a real time sense. 
A CAN network was created and interfaced to a MC68HC1 I embedded 
controller. A two wire differential (RS 485) system was implemented as the 
physical CAN bus. Every aspect of interfacing the CAN (Intel 82527) device to 
the HCI 1 was investigated. Chip Select problems resulted in the simulation of 
the of the HCI 1 Address/Data bus using a MC68HC24 Port Replacement Unit 
(PRU), even the possibility of Serial Peripheral Interface (SPI) connection was 
considered before a hardware solution was developed 
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The driver soltwarc and low level communication system developed addresses all 
aspects of operation, from initialisation of the 82527, lo dealing with the 
reception and transmission of various messages. SoHware to enable simultaneous 
network communications and solar tracking operation was completed for the :,;olar 
tracking dcvit:c. Every message obj:.:ct type was utilised within the system. 'fhe 
generation orintcrrupts to deal with the reception of critical messages, and other 
message prioritisation schemes were incorporated. 
The resulting system demonstrated that the controller was able to drive a solar 
tracking panel and receive additional commands and issue status reports to a 
remote micro controller, in a real time situation. Such a system as this could have 
many solar trackers connected to the same bus and result in a cheap but reliable 
installation. Alternatively virtually any Industrial distributed automated process 
confined within a relatively close proximity could be developed by using a 
derivative of such a system described within this report. 
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CONTROLLER AREA NETWORKS USE AND INTERFACING TECI-INIQUES 
CHAPTER ONE 
SELECTl()N ()F SERIAL C()MMUNICATl()NS 
SYSTEM 
GENERALLY 
The it)llowing communications systems were investigated in order to select the 
appropriate protocol for the system. 
r·1 HCI I SERIAL PERIPI-IERAL INTERFACE (SPI) 
lJ IIC 11 Asynchronous Serial Communications Interface (SCI) 
D Ethernet {IEEE802.3) 
c1 fc 
r-1 CAN 
A brief description and summary of the capabi Ii ti es of each of these sys terns 
follows in this chapter. 
The International Standards Organisation (ISO) communications standard is 
applicable to all the systems and is described hereunder 
THE NETWORK LAYERS 
The ISO have defined a communications standard called the ISO 7498. This 
standard is known as the Open Systems Interconnection (OSI) model. 
The ISO reference model for a communications system is shown below: 
APPLICATION LAYER 
PRESENTATION LA YER 
SESSION LAYER 
TRANSPORT LA YER 
NETWORK LA YER 
LINK LAYER 
PHYSICAL LA YER 
-
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APPLICATION LA YER 
The !'unction of the application layers is to perform the necessary conversions ot' 
prognunmt:s <lesignt:d li.)r a vi11ual systcm to he compatihlc wilh the real system. 
This layer usually interacts with application programs an<l files and therefore it 
contains a variety or commonly usc<l protocols. 
THE PRESENTATION LAYER 
Performs the task of converting abstracted data structures from an internal 
representation to the network standard. This includes data forming and code 
conversion. Without this layer communications could not be achieved between 
nodes with different data representations systems. 
SESSION LA YER 
Once this layer establishes a session, it is responsible for the control, dialogue and 
synchronisation of the session. 
TRANSPORT LA YER 
The Transport Layer is responsible for the transportation of the information 
between nodes and ensuring that the data has been successfully received by the 
receiving node. As it is in direct communications with the Session Layer, it 
effectively isolates it from the physical hardware. The Transport layer is 
responsible for sending the messages in the intended order. 
NETWORK LA YER 
This layer is concerned with setting up of addresses, the routing of packets, and to 
control congestion and stop bottlenecks forming due to the presence of too many 
packets at the subnet. 
DATA~LINK LAYER 
The function uf this layer is to deal with the data at the bit and byte level, in a 
way as to provide the Network Layer with an error free transmission line. The 
layer deals with issues such as flow control and duplication elimination. 
(A duplication of a message frame can occur if an acknowledgement bit has 
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bci:n <lL'stroyi:d ). 
·· The physical layer provides thi.: Data Link layi.:r with bits. Now it is time to give 
these raw bits some meaning. At this point we no longer deal with hits hut with 
data .framf!.,._ pac kcts containing data as well as ccrntrol information. "11 I 
··The data-link layer - is the only layer that n:cognises and understands the format 
of messages. 1bis layer constructs the messages to be sent to the Physical Layer, 
and decodes messages received from the physical layer." [ 1 J 
PHYSICAL LA YER 
This layer deals with the hardware components of a channel and the transmission 
of the actual bits. The physical layer. by definition, is always the real hardware 
component oft he communications system. All of the physical characteristics of 
the bus are defined and cover such issues as: 
D The Signalling Scheme 
This covers the timing of the data transmissions on the BUS and the 
hardwiring rules for the establishment of the communications connection. 
0 Electrical Levels 
All the levels are defined by the voltage levels present on the BUS lines. 
The physical layer is responsible for the conversion of characters to and 
from actual electrical levels on the bus. 
[1 Impedance of the BUS 
The physical layer must consider such things as the impedance of the BUS 
which affects both the receivers and transmitters. A specific impedance or 
an impedance range is usually specified. 
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HCI I SERIAL PERIPHERAL INTF.llFACE 
MASTER/ SLAVE NETWORK 
The IIC 11 can commlmiL'ate to other Ill' 11 's hy a four wire sym:hronous SP!, 
,vhich is a standard feature on the chip. 'I 'ht: protocol is V(.!'ry hasic .md docs not 
havt! all the many features that the CAN system provides. 
The main ti.mction of the SPI is to allow communications to other peripheral 
devices or other microcontrollers and since the system consist'> of four wires, 
simultaneous transmission and reception of data is possible. 
A basic error detection system can detect errors caused by: 
iJ An endeavour to update the SERIAL shift regi~ter when a transfer is 
currently in progress. 
U More than one microcontroller attempting to become a master at the same 
time. 
The four lines of the SPI include: 
D The Master Out Slave In (MOSI). 
D The Master In Slave Out (MISO) 
CJ The Slave Select (SS). 
0 The Synchronisation Serial Clock (SCK). 
The connection of equipment via the SPI is straightforward. The connection of 
one HCl I to another by this interface is shown below: 
HCl 1 HCl 1 
SPI SPl 
SCK SCK 
MOSI MOSJ 
MlSO MISC 
ss ss 
· HCll'S CONNECTED VIA SPI 
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The interface can be concisely dctini!d as " a four-wire synchronous 
conmmnication intcrfaci.: used for high-spcr.:d communication with spr.:ciali•:r:<l 
pcripl1cral devices and other micrm:ontrollers. l)atu is transmitted and received 
simultaneously: the Baud rate is soliware programmahle."[2 J 
HCl I ASYNCHRONOUS SERIAL COMMUNf CATIONS 
INTERFACE 
The HCI 1 incorporates a full duplex asynchront1us SCI. The following points 
highlight the characteristics of this communications system: 
r· 1 It is a Uni v.:rsal Asynchronous Receiver Transmitter (IJ A RT). 
U It is a full duplex system. 
CJ The Non Return to Zero (NRZ) data format is used. 
i."J Double buffering are used for both the Receiver and the Transmitter. 
ETHERNET IEEE 802.3 
GENERAL DESCRIPTION 
The 802.3 (Ethernet) standard uses the system of Carrier-Sense Multiple Access 
with Collision Detection (CSMA/CD). If a node wishes to send"· message, the 
protocol works in the following way "The Physical layer of the user's 
workstation model generali.:s a signal. It listens to detect another carrier signal 
from another users who is about to send a message. If no other signal is detected, 
the ti rst users message is sent." [ I] 
The above description shows how the CSMA portion of the protocol works. Now 
the Collision Detection is illustrated by the situation where 2 network nodes are 
located some distance apart : 
"It is po3sible to for their network interface cards to issue a carrier-sense signal, 
listen and hear nothing, and then send tht:ir messages - only to have then 
colHde".[ I] 
The Collision Detection r-.ystem has been incorporated into the system to deal with 
this potentially catastrophic event : 
"The two users· network interface cards listen for the other workstation to send a 
transmission and then transmit the message again."[ I] 
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When a collision docs occur ajmn signal is sent m:ross lhc network. 
"b.1ch workst,1tion waits a diflcrcnt random amount of time a!h.:r a Jata collision 
hcli.m.! once again transmitting a messagc.'"11 I 
.. Aller repeated collisions. the network \viii douhlc its random delays hcforc 
pcrmitti 11!; stations to transmit once again .'"I I J 
Tiu: standard spcci lies that the maximum lt.:nglh of a single cahlc in the network 
can he no longer than 1500 lcet. 
ETHERNET FRAME STRUCTURE 
The structure of an Ethernet Frame is shown below: 
PREAMBLE DESTINATION SOURCE TYPE DATA FRAME 
ADDRESS ADDRESS CHECK 
SEQUENCE 
The various fields of the Frame are: 
0 Preamble: This field consists of 8 bytes and is used for synchronisation 
D Destination Address: "Can be a single workstation's address, a group of 
workstations, or even several groups of workstations." [ I ] 
D Source Address : "Is critical so that the workstation receiving the message 
recognises where it came from"( I] 
0 Type:" Is important because there must he a way of designating which 
type of format the data is using. Without this information, it is impossible 
to decipher the packet when it arrives"[!] 
D Data; "Is strictly limited; it can only hold a minimum of 46 bytes and a 
maximum of 1,500 bytes of information."[ 1] 
0 Frame - Check Sequence : This "field ensures that the data in the other 
fields arrives safely."[ I ] 
NATIONAL SEMICONDUCTOR DP8390 
The DP8390 was considered for h's us~ as an interface adaptor when Ethernet 
was being considered for use. The following is a brief description nf the 
functionality of this chip: 
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"The DP 8390 m:twork interface controller provides all the media access control 
layer functions required for transmission and rcct:ption of packets in accordance 
with the IEEE 802.3 CSMA/CD standard. the controller acts as an advanced 
peripheral and scrvcs as a compldc interface hetwecn the system and the network 
II [3] 
"The NIC is used as a standard peripheral device and is controlled through an 
array of on chip rcgistcrs."[31 
"The Command Register (CR) is used to initiate transmission and remote DMA 
operations. Upon packet reception, and of packet transmission, remote OMA 
completion or error conditions, an interrupt is generated to indicate that an action 
should be taken. The processors interrupt driven routine then reads the Interrupt 
Status Register (ISR) to determine what type of interrupt occurred, and performs 
the appropriate actions. 
the NIC transmits packets in accordance with the CSMA/CD protocol, scheduling 
re-transmission of packets up to 15 ti mes on co 11 i sions according to the truncated 
binary exponential back-off algorithm." [3] 
:NTER - INTEGRATED CIRCUIT (I2C) BUS 
This protocol serves to provide a communication link between Integrated 
Circuits. 
"The 12C bus was developed in the early 1980's by Philips semiconductors. Its 
purpose was to provide an easy way to connect a CPU to peripheral chips in a 
TV-set."[4] 
"The I2C serial bus represents a flexible and simple interfacing standard for low 
distance applications such as on-board peripheral interfacing or inexpensive 
communications within a single device."[5] 
This serial communications system utilises the following two lines: 
D The Serial Data Line (SDA) and the 
C Serial Clock Line (SCL) 
"The protocol provides the following features: 
D Master/slave communication 
D multiple slaves and masters 
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: i Slaves needs no external clock 
i i Stateless protocol, addressing and data exchange is done within one 
frame.'"151 
·'The 12.C bus was originally dcvclopcd as a multi-master bus. This means that 
morc than one initiator can bc uct i ve in the system"' I 6]. 
An arbitration process has hccn developed to cater for the situation of more than 
one Central Processing Unit {CPU) being present on the bus. This system uses 
Start and Stop conditiGns. Any CPU on the bus is free to transmit a message as 
long at the last message on the bus was not a STOP condition. When a CPU 
wishes to gain control of the bus. it will start by issuing a START, thereby 
preventing other nodes intervening. A wired-AND configuration of the 
individual nodes to the bus result in the effect that if one device pulls a line low, it 
stays low. 
The arbitration process uses this fact by ensuring that a transmitting node listens 
to the bus as it is transmitting. If a master endeavours to change the state of a line 
to high, but monitors it as low, it is made aware that there has been a possible 
clash and 'backs-off' until the next stop condition is seen. 
THE CAN SYSTEM 
The CAN protocol has been specifically developed to run in real time 
environments. It is a high speed serial communications protocol capable of 
handling bit rates up to I Mbit/sec. It is particularly applicable where a system of 
embedded microcontrollers is to be used in an intcrr'Jpt driven real-time network. 
"Without serial networking, inter-module communication requires dedicated, 
point-to-point wiring resulting in bulky, expensive, complex, and difficult to 
install wiring harnesses.''[7] 
A CAN serial data bus enables data messages to be received by different 
electronic processing modules and only those which have a process under control 
needing this data will receive the message. 
CAN was originally designed by the automotive company Bosch for car 
communications. This stemmed from the ever increasing demand for 
instrumentation at the dash board for contro I of the greater number of electrical 
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components .md monitoring of the sophisticated h.:chnology resulting from the 
design of the modern cur. 
The cost ol: di fticulty in installing. and sheer hulk of the dedicated wiring 
nc:cessary, led to the development of tlu: serial net working. 
CAN APPLICATIONS 
Because of CAN's \Vidc flexibility it is beginning to emerge as an cllcctive 
protocol for use in general applications in industry today and is being widely 
extended because of the following attributes: 
;, 
'. I 
' ' L..l 
u 
It is an International Standard 
It is capable of operating at a variety of speeds, lending its use for both 
high and low speed applications. 
It has proved itself to be extremely reliable and can withstand harsh 
environments. 
lJ Its digital technology makes it compatible for use with computers and 
microprocessors. 
D The components are physically small 
D Its wide acceptance and use has made it readily available at a reasonable 
cost. 
These have seen its application and use extended to the following: 
Automotive Industry 
2 Medical Equipment 
3 Elevator and Crane control systems 
4 Marine control Navigation Systems 
5 Production line control systems 
6 Office Equipment 
"By 1999 it is projected that over 140 million CAN chips will have been sold11[7] 
CAN IMPLEMENT A TIO NS 
The two basic implementations of CAN are BASIC CAN and FULL CAN. These 
implementations are fully described in the following chapter under the heading of 
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"CAN Tl~RMINC)l.O(iY'' 
CAN AND IT'S RELATIONSHIP TO TH£ OSI MODEL 
l' AN is only rdcYant to th rel' 11f thl! 7 layers of Inc OS I model. The fum:tion of 
many of the layl'rs is foi rly rl'dundunt. such as thL· Presentation Layer. because in 
CAN sy,t•:ins the Jata rcprcscntatirn1s arc consistent across the network from 
nodi: to nmk. In fa1.:1 the CAN ISO \' 1898 onlv di:lines the Physical and the Dala-
l . ink I ayers. ·1 ·his is not an \Ji111'-!.!E!.! situation as lcw net works con form complctcl y 
\\'ith the OSI model. 
The Application Layer, Data Link Layer and the Physical Layer do however have 
a specific relevance to the CAN protocol and arc discussed hereunder: 
APPLICATION LA YER 
From this level the user is able to interface the other lower levels. Several 
programs have been designed for use with this layer. those more accepted by the 
industry being: 
U CAN Application Layer (CAL) developed by Philips Medical Systems. 
L1 DeviceNet comes from Rockwcll/Allen~Bradley and is in common use in 
the industrial type of applications 
[J Smart Distributed System (SOS) by Honeywell is developed for machine 
control applications 
DAT A LINK LA YER 
The data link Layer is implemented in hardware into the Intel 82527 CAN chip. 
This layer is usually fairly complex and in CAN systems is divided into two parts. 
l] The Logical Link Control (LLC). This controls the transmission and 
reception of data messages between various layers within the (OSI) 
Model. 
ll The Media Access Control (MAC). This layer deals with the encoding 
and serialisation of data messages ready for transmission and the decoding 
of messages that have been received. The CAN arbitration system and 
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error detect ion ( rcccpt ion or i\c k nolcdgcmcnt hit) is u Is( 1 hand led here. 
The Du;a Link layer however docs not provi<lc al I of the functions that some 
CAN applications muy rcquin:. and for this reason extra fum:tions arc oltcn 
included in some application layer programs. These functions may include the 
ability to deal with the reception and transmission of data units larg(.;r than the 
eight bytes spccilicd h} the CAN ISOI J 898 standard. 
PHYSICAL LA YER 
The CAN system docs not specify a physical standard. howe\•cr many other 
commonly used components of other communication systems arc incorporated 
into a typical CAN implementation. Several methods have been used for the 
physical layer. including a modified 2-wire 485 type of differential system. The 
ISO standards however define two systems which the CAN system commonly 
uses: 
D The ISO 11898 is a two wire balanced signalling scheme. This system is 
defined as one having a nominal cable impedance of around l 20 ohms. 
"The ISO 11898 prescribes that the cable impedance by nominally 120 
Ohms; an impedance in the interval oi ( 108 .. 132) Ohms is permitted. 
There are not many cables in the markd today that fullil this requirement. 
There is a good chance that the allowed impedance interval will be 
broadened in the future"[&] 
0 The ISO l 1519 two wire balanced signalling scheme for low bus speeds. 
As with most serial communication systems the maximum speed with which the 
system can communicate is dictated by the length of the serial bus." The 
maximum speed of a CAN bus according to the standard is 1 M bit / second. At 
this speed. a maximum cab le length of about 40 meters ( 130M ft) can be used. This 
is because the arbitration scheme requires that the wave front can propagate to the 
most remote node and back again before the bit is sampled. In other words, the 
cable length is restricted by the speed of light"[8] 
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The following lahlc illustraks the maximum communications spi!l'd that can hi: 
i.lchicvcd for the corri:sporn.ting length of the serial hus. 
Length of Cable (meters) Max Speed (Kbp/s) 
.io 1000 
100 500 
200 250 
500 125 
6000 10 
"Depending on the devices, up to 32 or 64 nodes per network is normal, but it is 
understood that at least one manufacturer is developing devices that will allow 
networks of 110 nodes, or more."[9] 
A CAN node varies ir. price due to the differing manufactures. Currently a good 
value for money chip is the Siemens C90, which can be purchased for around 
about $20.00, whilst the Intel 82527 used in this project costs about $41.00 
There is no standard for the connectors used. 
CAN COMPARED TO I2C 
I2C was originally designed to be used for interfacing integrated circuits within 
very close proximity. The typical application was for circuits within a maximum 
distance of 3 to 4 metres .:part, dependent upon the speed and the data load 
required of the hus. This distance barrier has been overcome somewhat by 
interfacing additional circuitry. 
Unlike CAN every component hookeJ up to the bus has its own unique address. 
"Each of these chips can act as a receiver and /or transmitter depending on its 
funcionality"[ IO]. 
A similarity of the two systems however is that all nodes are connected to the bus 
in wired AND configuration. 
CAN has a superior arbitration process to 12C due to it's non~destructive process 
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CAN COMPARED TO THE ETHERNET SYSTEM 
The Ethernet system is ideal for shiliing large amounts of datu quickly, due to the 
rclntivcly large size ol'thc message packets that can he used, whereas CANs focus 
is on sending rclati vcly small packets of control information with high error 
detei.';tion. 
The main advantage the CAN system has over the ETHERNET system is that 
when more than one transmitter attempts to transmit on the Bus, the CAN system 
wi 11 al low the immediate transmission of cme of these messages according to it's 
priority. established by the Arbitration Prncess. ( This process has been fully 
described in chapter two ). 
On the Ethernet system hO\\lever, when this situation occurs the Ethernet system 
will cause all the transmitters to cease transmission. They then attempt once 
again to transmit their message. This system is called a back off exponential 
system, and relies on the fact that on the next attempt to transmit, one message 
will gain access before the other, but there is no guarantee of this and they may 
continue to clash. The situation can occur where no data is being transmitted, as 
the individual nodes, attempting to transmit a message continue to clash. 
With the Ethernet system there can be no guaranteed response time, regardless of 
how important the message is to the network and the bus may even Lock Up, 
whereas with the CAN system the response time of the highest priority messages 
can be guaranteed. 
Conclusion 
It can be seen that the CAN system clearly has a place in industry which is not 
met by these other systems, particularly when small 8-bit microcontrollers or 
. microprocessors are being used. 
· ·.·This system was selected as the most suitable for this project. 
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CHAPTER TWO 
CAN SYSTEM 
OVERVIEW 
An ovcn.'iew of the CAN system is concisely defined in the following quotation 
"CAN is a shared broadcast bus which runs at speeds up to one I M/bits. It is 
based around sending messages (or frames) which are of variable length, between 
0 and 8 bytes. Each frame has an identifier. which must be unique (i.e. two nod,~s 
on the same bus must not send frames with the same identifier). The interface 
between the can bus and the CPU is usually called the CAN controller; there are 
now lots of CAN controllers around. 11 [ 11] 
IDENTIFIERS 
Data messages on the CAN bus are not sent to a partkular node address, rather 
each message contains a Unique Identifier (ID). (This ID is unique to that 
network). Every CAN controller node on the network will receive the message, 
however each controller will look at the message's identifier, carry out an 
acceptance test, and only if that message is relevant, will it be stored or processed. 
"This mode of operation is known as multi-cast"[ 12]. 
ARBITRATION 
CAN uses Carrier Sense, Multiple Access with Collision Detection (CSMA / 
CD), but unlike Ethernet Carrier Sense Multiple Access with Collision Detection 
(CSMA/CD), a collision does not result in the simultaneous transmission 
resulting in all of the tramimi3sions stopping or aborting. An arbitration method 
is used so that the message with the lowest identifier gains control ofthe BUS. 
This method is refered to a<J non-destructive bitwise arbitration, rather than simple-
collision detection as in Ethernet systems. Non-destructive &rbitration means that 
no time is wasted as the message with the highest priority wins the arbitration 
process and continues being transmitted. In this way the bus can be used to its 
maximum capacity. 
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For example: 
If n node is wanting to transmit, it will first listen to the bus to ensure it is vacant, 
and having established this, it begins transmission of its message. Now if 
another node ha::, done the same at nearly exactly the same time, the Identifier Bits 
will hegin to intcrnct with each other. 
This is where the arbitration process occurs. Each node listens to the bus when it 
is transmitting a message. As a O logic is dominant, it will override a logic I 
(recessive). This is due to the wired-and bus connections. 
If a node is transmitting an identifier and discovers that its transmitted recessive 
bit is act1Jally being seen as a dominant logic, it will ceases transmission, thereby 
losing the arbitration process. Hmvever the transmitter which lost will continue 
to listen to the bus and become a receiver. The other node which was 
transmitting will continue to transmit undisturbed, and no time is lost. This is 
why the process is known as a non- destructive arbitration process. 
From this it can be seen that: 
D Every message should have its own unique identifier in order to avoid the 
situation of two identical identifiers being transmitted simultaneously by 
different nodes. 
0 Each identifier should indicate the approximate priority of the message. 
D The node with the numerically lowest identifier (indicating a higher 
priority) will win the arbitration process. 
· · Any transmitt~r which lost the previous arbitration process will try to gain access 
once the current message has been transmitted. If more than one transmitter lost 
this arbitration process then there may be a situation where different nodes begin 
transmitting simultaneously again. 
Some of the benefits of this system are: 
0 Messages are transmitted in order of priority. 
D Unlike Ethernet the bus system wi11 not lock up or collapse. 
D No time wastage in application process, whence maximum use of the bus. 
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An example ol'two nodes lighting to gain access to the bus, to transmit a frame 
can he seen below: 
ARBITRATION PROCESS 
IDLE 
NODEI 
IDLE 
NODE2 
ARillTRATION IS LOST DY 
NODE 2 AT THIS POINT 
CAN TERMINOLOGY 
L '1' - RECESSIVE 'O' - DOMINANT 
'1' - RECESSIVE 
'O'- DOMINANT 
As the CAN system is relatively new, there are still confusing tem1inologies in 
use due to the system being reviewed and consequently updareded and extended. 
The following two categories assigned to CAN are very different and should not 
be confused with each other. 
ll Standard Vs Extended 
0 Basic CAN V's Full CAN. 
STANDARD Vs EXTENDED 
The original identifier as defined in the CAN 1.0 standard was 11 bits in length, 
however due to the demand for more message identifiers, giving the system the 
ability to extend the number of different messages from 2048 to 536 870 911, the 
29 bit Extended Identifier was introduced in the CAN 2.0 Standard. 
The format of a Data Frame that utilises a 29 bit identifier, as well as the 
identifier extension bit wich designates a frame as a Standard or Extended Frame, 
is described hereafter under the heading of FRAME TYPES. 
BRETT WILKINSON 16 19J7 
. ·.· ... • : . . ; .... _.,,., · •.•. · . _: -~-- ·. ·.:·. :_' ~,.,.,v..' •.• ·1-..,.2... · __ : . 
CONTROLLER AREA NETWORKS USE AND INTERFACING TECI INl()UES 
.~ULL CAN Vs BASIC CAN 
As CAN grows these terms arc beginning to become defunct. as most CAN 
devices cun deal with both situations. l·lowevcr a description is included here for 
com pl ctcncss. 
FULL CAN 
The Intel 82527 type of CAN is considered to be FULL CAN. This means that 
the microcontroller has the ability to update any of the 16 messages which can be 
stored in the Message Object (MO) locations. The microcontrollcr has the option 
of either dealing with the message or leavli,g the CAN device to deal with the 
transmission or reception of data frames autonomously. Thjs means that because 
the messages can be dealt with, without the interaction of the microcontroller, the 
burden on the microcontroller is greatly reduced. 
These devices usually have a large message buffer for incoming and outgoing 
messages. 
The attributes ofrull CAN can be summed up as 
"Full CAN devices contain additional hardware to provide a message "server" 
that automatically receives and transmits CAN messages without interrupting the 
associated microcontroller. Full CAN devices carry out extensive acceptance 
filtering on incoming messages, service simulataneous requests, and generally 
reduce the load on the microcontroller."[9] 
BASIC CAN 
The Philips 82C200 on the otherhand is considered a basic CAN device. The 
microcontroller communicates to the device via a queue system where individual 
messages are dealt with one at a time. It is interrupted with the reception of every 
. message it receives and it has to refer to the identifer of that particular message 
before it can decide whether or how it cares to deal with it. 
Because of this the system is very microcontroller intensive. The dependence of 
the CAN controller and the associated microcontroller on each other is summed 
up as follows: 
"In Basic CAN configurations there is a tight link between the CAN controller 
and the associated microcontroller. The microcontroller, which will have other 
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systt:m rclatt:d 11.mstions to administer, will he interrupted to di:al with every ('AN 
mcssagc. For l!Xample. an interrupt is generated to check the idcntilicr of every 
rcccivcd messagc to dl!tcrminc if thl! ml!ssagc is relevant to the noJc."[9] 
CAN VARIETIES 
These various functionalities come together to form two fundamental versions of 
the CAN protocol. each having their own variations as outlined below: 
[i CAN 1.0: This is the original version which was confined to using a 
standard identifier of 11 bits. 
[l CAN 2.0: This version is further broken down into two variations: 
CJ CA'· 2.0A: A CAN chip of this type can operate sole-!y with an 
identifier of 11 bits. [t is directly compatible with CAN 1.0 
rJ CAN 2.08: The CAN system implementing CAN2.0B will 
function, without causing an Error Frame, using an ldentifer of 11 
or the extended 29 bits. Any CAN2.0B system can be either: 
[J CAN 2.0B Passive: These controllers are capable of 
sending 'standard' size frames only. They are also capable 
of receiving only standard size frames. Any Extended 
Frames will simply be ignored, and the device will not 
issue Error Frames, which would destroy all bus traffic. 
0 CAN 2.08 Active: These controllers are capabl.e of 
receiving and sending both standard and extended frames. 
These CAN controllers are also backwards compatible with 
the other 'simpler' versions. 
CAN controllers now are usually CAN2.0 as this version has rendered iile 
CAN1 .0 redundant. 
A general rule simplifying the whole of the above is : 
''- Controllers implementing 2.08 and 2.0A are compatible as long as the 
controllers implementing 2.08 refrain from sending extended frames! "[8] 
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ERROR HANDLING 
Every node on the hus lms a role in tht: dctt:ction of c.:rrors and in notifying all 
other nodt.:s on t ht: hus of the prc.:st.: ni.:c of an error. in i.:asc thc.:y Ji J not disco vi.: r it; 
If any node on the hus dt.:ti.:t.:ts an error it will si.:nd an crror framc. (The actual 
structure of the Error Frame is discussed in the FRAME 'J'YPl~S sc.:ction, un<lci· 
the heading of ERROR FRAMES). This error frame will destroy the current bus 
tratlic and all the nodes will detect this and discard the current message. 
Each node operates l\\'O separate error counters: 
,1. RECEIVE ERROR COUNlER. This counter is incremented every time 
an error or an Error Frame has been monitored. 
1
.i TRANSMIT ERROR COUNTER. This counter is implemented whenever 
an error occurs while that node is transmitting a message. 
In order to prevent a malfunctioning node which is detecting more errors than 
other nodes. continually destroying Bus traffic, these counters are used in the 
following way to produce a type of error confinement. 
U When the receive counter reaches a certain value, the node will stop 
sending error frames upon the detection of any further errors. and thereby 
become error passive. If the node continues to monitor errors and the 
error counter reaches the next preset value. the node will completely stop 
all participation on the bus and go 'bus off. 
0 In all probability, when an error occurs, the node which is currently 
transmitting is most likely to be the node at fault. Hence to remove the 
faulty node from the Bus, the Transmit Error counter is incremented faster 
than the Receive Error Counter. 
FRAME TYPES 
The CAN system uses four different frame types to transport data across, and 
maintain the correct functioning, of the network. These four frame types arc: 
[I DATA FRAME 
U REMOTE FRAME 
IJ ERROR FRAME 
D OVERLOAD FRAME 
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lkforL' discussing the Data and Remote.: l"ramc.:s in detail and hc.:c.:ausc thi.:sc frami.:s 
arc very similar in construction, thi.: main fields whh.:h ..ire.: common to both ari.: 
tkscrihcd hereunder: 
S'l'ART OF FRAME (SOF) 
This field, tis the name implies indicates that a frame is beginning. The 
SOF only consists of I dominant bit. 
L , ARBITRATION FIELD 
This can be either 11 or 29 bits long depending whether it pertains to 
CAN A or CAN B. This field of the MO is used to determine the 
Arbitration and is also called the identifier as it is unique to the type of 
message. The REMOTE TRANSMISSION REQUEST (RTR) bit is 
included in this field. It is set to a dominant value to indicate the frame is 
a data frame or it is set to a recessive value to indir.ate the frame is a 
remote frame. 
lJ CONTROL FIELD 
The Control Field is similar for both Data Frames and Remote Frames, 
however the field changes depending on whether the message is an 
extended or a standard length frame. 
The layout can be seen in the diagram under the following section headed 
"DAT A FRAME". Ooth the Standard and the Extended frames include 
the Data Length Code (DLC). However the Standard frame consists of: 
LJ The IDENTIFIER EXTENSION BIT (IDE) 
D The rO bit 
D DLC field 
While the Extended frame consists of: 
D The rt bit 
[I the rO bit 
D DLC field 
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The rO&rl hits in both cases arc redundant with the present CAN system 
and should always he set us a dominant ,:nlue. The DLC indicates the 
number of bytes each frame will contain. 
IDENTIFIER EXl'ENSION BIT (IDE) 
This bit is located in the Control Field in the Standard Frame format, and 
located in the Arbitration Field of the Extended frame formal. A 
dominant value is used to indicate that the MO is a standard type message, 
while a recessive bit indicates that it is a·n i.!Xtendcd format message. 
: ..l CYCLIC REDUNDANCY CHECK (CRC) FIELD 
This contains a 16~bit checksum which is an essential tool in detecting 
errors on the bus. This checksum is derived by evaluating most of the 
message. 
r .. 1 ACKNOWLEDGEMENT (ACK) SLOT 
When any node on the bus receives a message, be it a Data or a Remote 
Frame, it will respond by asserting an acknowledgement bi. at the end of 
each message. If the transmitter does not detect an acknowledgement bit 
at the end of the message, it will retransmit the message. 
D END of FRAME 
"Seven recessive bits ending the frame"( 13] 
DATA FRAME 
The Data Frame is the Ol)e which is generally employed in CAN systems. 
U DAT A FIELD. This consists of a maximum of eight bytes of data. 
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THE FOLLOWING IS A REPRESENTATION (ff TIIE DATA FRAME: 
DATA FR.AMI: 
Start ot' Arbitration Control Data Field CRC ACK End of 
Frame Field Field Field Field Frame 
STANDARD FORMAT OF THE FRAME: 
DATA FRAME - STANDARD FORMAT 
I ·--
ARBITRATION FIELD ,1 CON?'l{OL FIELD 
1 i bit --TR.rR-T~nETi~;-- DLC I SOF 
IDENTIFIER I I 
EXTENDED FORMAT OF THE FRAME: 
DATA FRA\oiE - EXTENDED FORMAT 
ARBITRATION FIELD CONTROL FIELD 
SOF 11 bit SRE IDE 18 bit RTR Rl RO DLC 
IDENTIFIER IDENTIFIER 
REMOTE FRAME 
Tl:.: purpose of the Remote Frame is to enable the CAN system to have the ability 
to request data from any one of the other nodes on the network. When a 
particular node rereives a Remote Frame request for a MO it contains, it will 
respond by transmitting the message. The Remote Frame is similar to the data 
fram~. however there are certain differences between the two and these are: 
i i The Remote Frame contains no data field. 
r-.l The Remote Frame is designated as such by the setting of the RTR bit. A 
dominant value indicates the message is a Data Frame while a recessive 
value indicates it is a Remote Frame. 
The Remote Frame is not used very often in normal CAN Bus communications. 
and as a consequence the exact behaviour of the Remote Frame is not described 
in great detail in the CAN specification. Upon reception of the frame. the 82527 
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can he programmed to either automatically send the required data frame or to 
issue an i ntcrrupt rcq uest to 1 he host CJ> lJ. Th is process can he sum med up as ·'a 
type of rcqm:st-rcsponse typc of hus traflk management. "18 J 
·1 ·11 E ~ff RU( 'Tl J RE rn: A RI :MO'! 'I: FRJ\ ME: 
REMOTE FRAME 
Start of Arbitration C:mtrol CRC ACK End of 
~!:rn~ l Fic1~··· __ ,_ l Fich1 Field F:cld Frame 
ERROR FRAME 
When any node on the network detects an error in a data message it will send an 
e1Tor frame. An error frame is one which does not obey the CAN protocol and 
manages tl:is by contradicting the bit stuffing rules. Six consecutive dominant 
bits are sent in a row, thereby affecting the start of the frame. the ACK field or, 
end of line field. The transmitter upon detection of this error will then retransmit 
the message that it was transmitting whi:n the error occurred. 
There are two types of error tlags: 
The Active Error Flag. This is only sent by a node if it has been 
designated an error active node. 
I i The Passive Error Flag. 
CAN includes a system which prevents the entire bus traffic being destroyed by 
continually retransmitting the same message 
OVERLOAD FRAME 
The Overload Frame is similar to the Error Frame and is transmitted by a node 
that becomes too busy, CAN controllers are now more sophisticated and very 
rarely use this frame. 
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BIT LAVOUT 
I·. n:ry 1111.•ssagc that is sent ovcr the <:an bus is made up of u series of hits ca1.:h of 
,, h il: h consist of a synchronis:.ition scgmcnt propagation segment and two phase 
SL'gmL·nts. The hit can therefor:.:: he represented as li..lllows: 
.... NOMINAL BIT TIME 
SYNC SEU PROP SEU PIIASE SEUl PHASE SEG 2 
Thi..• individual tidds of each bit. as shO\vn above arc: 
Synchronisation Segment (SYNC_SEG) During this period of time the 
individual rndcs on the bus arc synchronised. "'An edge is expected to lie 
within this scgmcnC [NJ 
Propagation Segment (PROP _SEGr·This part of the bit is used to 
compensatt.! for the physical delay times within the Network.""[N] 
Phase Bu ff er Segment I (PHASE_ S EG 1 )"" used to corn pcnsate for edge 
phase errors.··. This "segment can he lengthened or shortened by 
resynchronisation.·· [N] 
Phase Buffer Segment 2 (PHASE_SEG2) Serves the same function as the 
Phase Buffer Segment I 
The 82527 controller sees each bit as made up of time quanta, the number of 
quanta per bit determining its length. This time quanta is detem1ined by the baud 
rate prescaler which is contained in the bit timing register 3F h. The value of 
each bit is detennincd at the sample point which lies between the two phase 
segments. 
The diagram overpage is a representation of one of these bits: 
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CHAPTER THREE 
THE MC68HCI 1 AND THE EVALUATION B()ARD 
HCI l OVt::RVIEW AND DESCRIPTION 
The HCl I is a versatile microcontrollcr with many 011board features such as an 
AID converter and \atchablc Input/ Output (I/OJ lim:~. It contains an Electrically 
Erasable Read Only Memory (EEPROM). small volatile Random Access 
Memory (RAM) and the ability to run in t\VO modes. single chip or expanded. 
There are five 1/0 ports. these arc A. B. C. D and E. In expanded mode however 
general purpose 1/0 ports B& C are lost as they become the lines for the 
Multiplex Address/ Data bus. A Block Diagram of the HCJ 1 follows. 
BLOCK DIAGRAM OF THE HCI 1 - [ l 5] 
ECl'IKIII- S IHIVIES 
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PEl 
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MC68HC11 EVALUATION BOARD (HCI I EVB) 
Thc MC681 IC 11 uscd in this project has hccn im:orporatcd into an evaluation 
hoard which was purchased for this project as a complete unit. This device, 
frequently referred to throughout this project. is a simple, cost cflcctivc and 
rnhust unit, the main components of which arc an EPROM. RAM, MC681 IC 11, 5 
Volt Rt.!gulator. Multiplexor chip and a RS232 driver chip. 
The Circuit diagram of this unit is included in tht.: Appendices. 
EVALUATION BOARD CONNECTORS 
There is a group of three major connectors on the board. The pins on these 
connectors give access to: 
D Every port of the HCJ 1 including the control lines 
0 5 Volt regulated supply and Ground line 
iJ 8 different Chip select lines 
These connectors have been used in this project and a block diagram showing the 
location of the connectors on the H C 11 E VB and the detai Is of the pins on each 
connector follows: 
I-ICll EVB 
Connector I Conncctor2 Connector 3 
Connector I D PE2 +5 +5 GND PE-I PEO PB4 PCO 0 /XIRQ PA4 PA3 
PC! PC2 I /AS PE7 PA2 
Conncctor2 D PC3 PC4 2 /JRQ PAI PAS PCS PC6 3 R/W PD2 PEI 
PC7 PB2 4 E PD4 PA6 
D PB3 PBl 5 /RES PDS PES Connector 3 PBO PBS 6 7 POI PA? PB6 PB7 PE3 PE6 
PAO ONO PD3 PDO 
HCl 1 EVB CONNECTORS 
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CHAPTER FOUR 
CAN DEVICES 
CAN PRODUCERS 
The following manufacturers arc some of those who produce CAN devices: 
Bosh. Hittachi. 1AM. lnicorc. Intel. lnermctall, Mitsubishi. Motorola, National 
Semiconductor. NEC. Philips, SGS-Thompson. Siemens, Tcmic, Texas 
Instruments, Unitrode - from lJ6] 
From this product range the Intel chip was selected, however a study was carried 
out on the Siemens chip and this chapter contains a brief description of that chip. 
SIEMENS SAE 81 C90 - Stand Alone Full CAN Controller 
The SAE 81 C90 is a large scale integrated peripheral device which is responsible 
for the protocol of the network. Its main features and distinctive characteristics 
arc outlined below: 
~l It is a 44 pin PLCC chip which includes two 8 bit I/0 ports. 
Cl Each pin on each port can be configured as Input or Output. This is 
detennined by the port-direction register. 
0 It can be hooked up to different implementations of the physical layer. 
D It can be linked to a host controller via a multiplexed 8-bit address/data 
bus or by SERIAL synchronous interface. 
MESSAGE MEMORY 
The main features of the message memory are: 
[1 Incoming messages are filtered in a Content Addressable Memory (CAM). 
IJ Each incoming message has its identifier compared with the identifiers 
stored in the CAM. 
D When~. match occurs, the received data bytes are written into the 
matching message's buffer. Receive interrupt is then issued to the host 
controller. 
D When reading a byte of a message, that entire message is transferred to the 
shadow register. 
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TIME STAMP 
This a superior lcature of the Siemens chip and is the main <lifforencc between it 
and tht: Intel Chip. 
Because it is impossible to know when a message stored in the message memory 
was received by looking at the data, a time stamp is appended to the end of each 
of the messages O through to 7. 
The timer is a 16-bit on chip timer which starts at O after reset and cannot be 
stopped. The counter is incremented depending on a certain number of pulses of 
the system clock. This is detem1ined by the state of the TSPO and TSP] bits in 
the CTRL register. 
THE INTEL 82527 
This Intel chip which was chosen for this project is one which has been widely 
used and accepted in the industry and was readily available. 
The functionality and the characteristics of this chip are described throughout the 
relevant sections of the report, including; 
[-r Memory Map 
U Register Description 
[I Interfacing 
U Programming 
BLOCK DIAGRAM OF THE 82527 ~ [ 13] 
P<><I I Por1 1 
Addreu/ n..---"' • 
Oa ta but ,...----., CPU 
lnlortc,, V'""'---' 
Control 
bul 
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CHAPTER FIVE 
PHASE ONE - Attempted Utilisation of the 74HC138 on 
the EVB 
This chapter describes the various initial design steps that were taken in an 
endeavour to implement the utilisation of the 82527. 
PARALLEL 1/0 CONNECTION OF INTEL CAN CHIP 
There arc 2 main methods of connecting the 82527 to a host CPU, one of which 
has a number of variations. The classifications are outlined below: 
~-.; Connection via Address/Data Bus. This is to interface the 82527 via the 
multiplexed 16 Address/8 Data contro 1 bus to the host C P IJ. The most 
common types of bus are catered for, due to the ability of the 82527 to be 
able to select one of the 3 addressing modes. These are: 
[I Mode 0: "8-bit Intel multiplexed address data bus"[13] 
L1 Mode 1: "16-bit Intel multiplexed address data bus"[13] 
l] 
[J 
Mode 2: 
bus".[13] 
Mode 3: 
"selects an 8 bit non Intel multiplexed address data 
"selects an 8-bit non-multiplexed address data bus 
for either synchronous or asynchronous communications·· 
[) SPI (accessed by Mode O & "RD# & WR# pins being low at reset") with 
the 82527 configured as a Slave. 
From this range of host - 82527 connection alternatives, the parallel Address/Data 
Bus was chosen, even though it had no main advantage over the SPI. Due to the 
, nature of the Motorola parallel multiplexed Address/ Data bus, the multiplexed, 
non-Intel mode (mode 2) was needed for correct communications. 
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ADDRESS DECODING AND CHIP SELECT 
The application noti:s that accompany the lnld chip (AP-772) specify in the 
circuit diagram. a partial address decoding tcchniqur.:, and in particular, that used 
when selecting the Intel chip when address line 15 is active. This means any 
address on the bus greater than (8000h) 32768 will activate this linr.:. This is not 
an cnicient use of the memory mapped I/() because only the Intel chip can br: 
used for the remainin!! 32K of memory mapped locations. This design is shown 
below : 
ll,tl;ll 
AS t------------~ A5 
R/W# t----·-----------1 q/w• 
t----------------1 [ 
Al~t-------f >0----.....,.cs• 
,. 
:RQI t---------+--...;..;...a1Kl• 
POIIT Pl~ 1-------------=-<-129 1!£5'1• 
~ ;! 
.. " 
INTEL 82527 TO MOTOROLA HCl 1 INTERFACE 
SCHEMA TIC - [ 17] 
This partial address decoding is not an adequate solution for the HC 11 EVB. The 
EVB uses memory locations (EOOOh) for the Read Only Memory (ROM) 
containing the Buffalo prograr.1 and (COOOh) for the Static RAM. Hence every 
access to these external memories would clash with the Intel chip which would be 
active due to the active chip select. While the RAM chip could be removed and 
not accessed by any programs, Buffalo is always needed by the EVB hence the 
ROM chip cannot be removed. 
For these reasons it was decided not to use the connection diagram specified in 
the Intel Application notes. Instead it was proposed to connect the Chip Select 
line - Active Low (CS#) direct to the existing 74HC138 chip on the EVB. This 
chip is a 3-to-8 decoder. 
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A sumnmry of relevant details of the chip arc: 
IC 
The address decoder splits locations into 8 - 8K slices. 
3 sdcct signals arc us1:d. hut there arc still live slic1:s still available. 
Th1: output lines or this chip corresponds to an active low configuration. 
Therefore the Intel CAN chip can he directly interfaced. 
For this technique of CS line interfacing, using the existing 74J-IC 138 on the 
HC 11 EVB and choosing memory locations 2000 - 3FFF for access to the CAN 
chip. the following EVB memory map results: 
MEMORY MAP OF HC11 - EVB 
AS HOST OF CAN CHIP 
CS Line Memory Memory Location Function 
Number Location 
est 2000 - JFFF CAN chip 
CS3 6000 - 7FFF INTEL CAN - SERIAL INTERFACE 
CS4 8000 - 9FFF LIQUID CRYSTAL DISPLAY (LCD) UNIT 
CS6 COOO - DFFF 6264 SRAM (MEMORY CHIP ) 
CS7 EOOO - FFFF 27C64 EPROM - BUFF ALO PROGRAM 
DESIGN OF THE CONTROLLER BOARD (INTCAN7) 
Once the previous items under consideration and design characteristics had been 
decided upon, the design of the Controller Board could then undertaken. 
The simplit1ed Schematic shown overpage does not show the connections of the 
RESET line, nor any of the other supporting connections to the 82527 (including 
connection to the CAN bus), only the connections directly from the HC 11 and the 
' HC 11 EVB, to the new 82527 CAN board, arc shown. For the ease of reference 
the new CAN board is now referred to as INTCAN7. 
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Once the final decision on the design of the circuit was made. the hoard artwork 
was pmdlli.:cd using the EDWIN circuit design sol'twan.: pm:kagc. The artwork 
lilcs wcn: laser printt.:d onto .i plastic transparcncy and using the positive 
pho1orcsist procedure (Outlined in the" Appendiceii}, the image was set onto the 
douhlc sidcd circuit board. 
Alter the image was developed the Board was etched in h.:rric Chloride acid und 
thc holcs ,trilled and components installed. 
SIMPLIFIED SCHEMATIC OF HClt TO 82527 
AS AS 
R/W R/W 
E E 
rc1 - rco 8/ AD7 -ADO / 
CSI CS# vcci HCI I IOK 82527 
IRQ INT 
vcc 
GND 
HCI I EVB 
+5 
GND 
After the board was produced the next step was to test the Host - Board 
communications 
THE TESTING OF INTCAN VERSION 7 
Once the board was finaliy etched, the various components and Integrated Circuit 
(IC) sockets were soldered in place. All the Power lines and signal lines were 
tested with a multimeter for continuity and as a check for short circuits. The IC 
sockets were finally checked with a continuity meter to ensure that the pins were 
traced to the correct connecticn pins. This was then referenced against the pin 
details enclosed in the INTEL 82527 data sheets. 
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Then. while a static strap was being used the 485 driver and the 82527 were 
inst:rtcJ. This hoard was then connected to the I IC 11 EVB. Sevcral aect:sscs to 
. thL' n:gisters were tried. including the high speed registers. however all the 
locations were ston:d with FFh. This is the value that is expected to be registered 
frum a location. if that location docs not have any memory or peri phcral devices 
nttadu.:d to it. Various other methods were tried ii~ an endeavour to obtain data 
from the device. bm none were successful. Next an attempt to write to one of the 
registers was made, but as the response from the BUFFALO program was 
··ROM". this clearly indicating no writes to the device were working. 
It was clear that the design did 1101 work. 
No valid communication was established between the 82527 and the HCl 1 and 
the digital oscilloscope was connected to the unit to try to discover the source of 
the problem: 
DIGIT AL OSCILLOSCOPE 
To view the CS line the digital oscilloscope was employed. The data on the E 
line \Vas captured and then analysed. From this wavefom1 it indicated that the bus 
was running at 2 Mhz as the period of one E cycle was 500 nS. Then the CS line 
was looked at and a low transition was captured. This had a good clear waveform 
containing a low period of 250nS. This indicated that the Bus frequency was as 
expected and was not the source of the problem. 
Conclusion 
The 74HC 138 on the EVB was not able to be used due to the fact that it was not 
giving an acceptable output for use with the 82527. 
This matter is dealt with in more detail further on in this report under the heading 
ofl-ICI I EVB 74HCl38 CHIP SELECT PROBLEM 
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CHAPTER SIX 
PHASE TW() - Use of the Port Replacement Unit (PRU) 
to simulate the HCI I Address/Data BUS 
ANALYSIS OF THE 82527 - HCt I EVB TIMING 
RELATIONSHIP DIAGRAMS 
Clearly further inv~stigation of the timing relationship of the bus signals became 
nec('ssary to enable two possible outcomes to be evaluated. 
To directly discover the problem with the hardware connections. 
To develop the necessary sequence needed so as to use a software method 
of simulating the HCl I Address/Data bus in order to communicate with 
the 82527 in a slower. observable manner. 
S1l\i1ULATION OF THE HCt 1 ADDRESS/ DAT A BUS 
In order to simulate the HCI I Address/ Data bus and all of the necessary control 
lines the following set of I/0 lines are required : 
HCll Lines That Need to Be Resources Needed by HCl 1 for 
Simulated Simulation 
The 8 line multiplexed Address/ 8 Bidirectional Input/ Output lines, 
Data bus capable changing data direction easily. 
Address Strobe (AS) Output Line 
Chip Select (CS#) Output Line 
E System Clock Output Line 
Read/ Wdte line (R/W#) Output Line 
NOTE~ The# symbol indicates that these Jines are of acitve low configuration. 
This table specifies that to simulate the HC 11 Address/Data Bus the following 
resources will need to be available from the simulating microcontrollcr: 
8 Bidirectional lines and 4 output lines. 
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The !i.11lowing tahlc lists the availahlc I !Cl I 1/0 resources: 
Port General Purpose l/0 Lines Number Available 
A lnpul J 
Output 4 
Bidirectional I 
B Output None (All Used ) 
C Bidirectional None ( All Used) 
D Bid i rcctiona I 6 
E Input 8 
Note Ports B & C cannot be used as they are being used for the real bus lines. 
(HCI I EVB is running in Expanded Mode). 
Analysis of the available resources indicated that while the 4 0utput ports arc 
available only 7 Bidirectional Ports are available. 
One possible solution to this problem wa,;; to investigate the use of an 
input and output line connected together to the same Address/ Data line on the 
82527. The other was to use the PRU. 
This Port Replacement unit would be used for programming ease and to ensure no 
damage occurred to the CPU. Damage may occurred if one of the port lines 
which was tied to the other was fighting for differing logic levels. 
MC68HC24 PORT REPLACEMENT UNIT 
The function of the MC68HC24 chip is to replace the general purpose l/0 Ports B 
& C. which arc lost by the HCI I when itf' is running in the expanded mode of 
operation. 
DESIGN OF THE PORT REPLACEMENT BOARD 
This board was designed to use the pin placements of the HC 11 EVB and give 
back the 13 & C Ports with a similar pin placement on the connections. as they arc 
on the HC 11 EVB. The board obtains all its power from the regulated 5 volt 
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powl'r supply. on the 1-ICJ I EVB. 
This board was produced using the 1positivc photoresist procedure, and then 
l'tdtl'd in the aerated acid bath. The J-JC24 was placed in the circuit while a static 
strap ,vas being worn. 
Thl' Block Diagram of the board is represented below: 
BLOCK DIAGRAM OF PORT 
REPLACEMENT BOARD 
Connector 
I 
D 
MC68HC24 
Connector 
2 
Connector 
3 
Connector 
4 
Connector I and Connector 3 are set up with the same pin allocations as the 
I-IC 11 EVB Connector I. Connector 2 and Connector 4 are set up with the same 
pin allocations as the HCI I EVB Connector 2. 
Sec the appendices for the Circuit Board Design 
TESTING OF THE PORT REPLACEMENT BOARD 
Once the board was constructed, the PRU was attached to the HC 11 EVB. Then 
the following test was carried out to detennine if the outputs at the HC24 PRU 
were functioning correctly. 
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\Vhl..'n using MM conm1,mds the output data stays on the Port lines. The 
following. is a listing of the code used. 
I _I ):\A //$FF :DDRC is directed to make every PL1rt C line an output 
STr\A $1007 
I.I )AA 11$00 :A low logic state on every Port C line 
STAA $1003 
.'\ normal write to Port C docs not produce any handshake signals and a nonnal 
read rd urns the current state of the Port C pins. 
llowc:n:r the other Port C is Port CL (Port C Latch). It's address is at$ I 005. 
This Port works in association with the Strobe A (STRA) and Strobe B (STRB) 
pins. When a write is made to Port CL, the data is driven out through the Port C 
lines and a handshake signal is made using the STRB pin. 
Similarly the STRA pin is used to signal the processor to store the current data at 
Port C into the Port CL register. In this way the value that was at Port C can be 
analysed or processed later. 
The use of this Port Replacement Unit posed another problem in that it required 
an adaptor board to ensure that the pin arrangements that the INTCAN board 
required for ifs interconnection plugs would remain the same. The following 
section deals with the development of this board. 
ADAPTOR BOARD DEVELOPED FOR PRU TO INTCAN7 
CONNECTIONS 
The INTCAN7 board which had already been developed had pin connectors 
dcvc I oped for the J--1 C 11. not the PRU. For this reason an adaptor board needed to 
he developed to enable the PRU to connect to the HCl 1. The purpose of this 
adaptor was to route the various pins on the PRU which would be used for the 
simulation to the correct Address/ Data bus and control lines on the INTCAN7 
board. The proposed system would be as follows: 
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SETUP FOi{ SOFTWARE HUS SIMULATION 
Adaptor 
Board I I I l CAN l_ I 
I l HC24 HCll 
I I I \ 
The Porl C lines were simply routed as per the original configuration. Ho~;ever 
lines PB4 through to PB? needed to be routed from the 20 pin connector to the 16 
pin connector which was used for the Bus control lines. See the following 
diagram of the PRU to INTCAN7 adaptor board. 
HC24 SIM ADAPTOR 
D Connector I 
Connccto 2 C nnf!ctor 3 
SOFTWARE ASPECTS OF THE BUS SIMULATION 
Firstly the exact timing relationships of the HCI 1 and INTEL CAN chip busses 
were investigated. It was to be expected that there would be many minimum time 
values associated with these timing sequences, but few maximums. By 
explanation, the INTEL chip specification list a set of minimum time delays for 
cac h change of state in each of it's para! lei communications Ii nes. In most 
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instanL't.'S tht: 82527 L'Opt:s with long periods bt:fon.: anotht:r, dmngr.: of stak. but 
dol.'s not nt:r.:l.'ssarily cope with rapid changes with n.:spect to time. 
·1·11is makes the simulation of the I IC 11 bus possible. Bccuuse there is no 
minimum time specilication between the change of one stutc to another the 
f•v!inimum time in which tlu.:: HCI 1 would bi.: able to effect these various changes 
does not need to be a limiting factor. 
·1·1te following diagram is a graphical representation of the sequence of operations 
that arc n.:quired in order that communication can be made by the HC 11 to the 
82527. This is then broken down into a series of programming steps for the 
algorithm. 
TIMING DIAGRAM AND ALGORITHIM SEQUENCE 
l ... 
A'}!_; 
2 ... BUS ( 
E 3 
CS# 
R/W# 
Min 30nS 
.. 
5 
\ 
Min 7.5nS . Min lOnS 
.. ... • 
Address ) 
Min 20 nS 
... 
7 
.. 
Max 
600nS 
8 
L Data 
9 
11 
>--
Max 
45nS 
... .. 
Min 
... .. 
, 20 nS 
... . Min OnS 10 
4 ~'-~~~~~~~~~~~ ... --'~ 
:6 : Min 30nS · 
:. .. 
The simulation carried out was one to confirm whether or not the 82527 could 
communicate to the HCl 1. This could be performed by attempting to read any 
memory location on the 82527. In order for the Read operation to be known to 
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have been .successfully accomplished, the contents of the memory sell read must 
bi: known in the lirst place. This was not u probh.:m however due to the fact that 
several registers on the 82527 haw a set default value upon a hardware rcscl. One 
such register is the CPU lntcrfocc Register 02 11. The default reset value of this 
register is 611-1 (alter the RESET# has been deactivated) . If a read of this 
memory location returned such a value instead of a FFH then this demonstrated 
that a successful read operation had in likelihood occurred. 
The bus cycle for a read operation of this nature can be broken down into the 
following steps: 
STEP I 
Initialise the Bus so all lines start at a set pattern. These initialised va:ues being : 
Address/ Data- Off AS - Low E - High CS# - High 
R/ W#-Low 
STEP2 
Alter the state of these lines as per the following sequence, which can be 
referenced back to the previous diagram. 
1 AS line to go High; Indicating that an address is about be asserted on the 
bus. 
2 HCl I to assert address onto the Address/ Data Bus 
3 E line to go Low; clock cycle continuing 
4 CS# line to go low; tell the 82527 that it is to become active on the 
parallel bus 
5 AS line to go low; the address is no longer being asserted 
6 R/W# line to go High; the 82527 is to put the data corresponding to the 
appropriate memory location onto the bus 
7 E line to go High; clock cycle continuing 
8 H C 11 can no read the data on the Address / Data Bus put there by the 
82527 
9 E line to go Low; clock cycle continuing 
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IO CS# line tu go l-ligh; the 82527 i!-i now to become inactive with its parallel 
hus comm uni cut ions 
11 Data on Bus nl> longer Valid 
This algorithm was then converted into a functioning Motorola assembly 
language program. As previously indicated. the PRU will be used for the 
hardware connection of the simulation. 
The PRU gives us back the use of 8 Bidirectional 1/0 lines (Port C). an<l 8 
output only lines ( Port B). The lines of Port C will simulate the Address/ Data 
bus, which need to be bidirectional. \Vhile Port B will be used for the AS. E. CS# 
and R/W# control lines ( as these only need to be output lines). 
This is clarified by the following table : 
HC 11 Address / Data Bus Lines PRU Resources l1sed 
Address,' Data Bus Port C ( Bidirectional ) 
AS line Port B. line 7 (PB?) 
E clock Port B. line 6 (PB6) 
CS# line Port B, line 5 (PBS) 
R/W# line Port B. line 4 (PB4) 
The program developed strobes the appropriate lines as per the sequence 
described above. For further testing, another set of timing sequences for the 
analysis and simulation of the Write cycle could be developed. 
TESTING THE INTCAN BOARD USING THE SIMULATION 
SYSTEM 
The simulation system developed as described above proved that the INTCAN7 
board worked as it should. It obviously obeyed all the timing sequence 
restrictions, and the chip is not damaged. This indicated thr. problem with the 
parallel communications to the board was with the HC 11 EVB. 
The full source code of the program called CANTEST.ASM follows: 
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SOURCE CODE FOR CANTEST.ASM 
org $COOO ;Starting address of program 
************************************************* 
* lnilialisl! all lines * 
* AID - oil~ A/S - low. E - high, CS# - high, R/Wf/ - low* 
************************************************* 
JSr 
ldaa 
staa 
ldaa 
staa 
slower 
#$00 
$1007 
#%011 00000 
$1004 
;Wait 
:DDRC set all lines of Port C 
;for input 
;Set Port B 
****************************************~******** 
* Set lines for step l * 
************************************************* 
jsr slower 
ldaa #% 111 00000 
staa $1004 
************************************************* 
* Set lines for step 2 Address to look at here * 
************************************************* 
jsr slow 
ldaa #$ff ;DDRC set all lines of Port C 
staa $ I 007 ;for output 
ldaa #$02 ;Address to look at here 
staa $1003 ;and put on 'Bu~· Port C 
************************************************* 
* Set lines for step 3 * 
************************************************* 
jsr small 
ldaa #o/010100000 
staa $1004 
************************************************* 
* Set lines for step 4 * 
************************************************* 
jsr slow 
ldaa #o/010000000 
staa $1004 
**************************************$********** 
* Set lines for step 5 * 
************************************************* 
jsr slower 
ldaa #o/oOOOOOOOO 
staa $1004 
***********************************~************* 
* Set lines for step 6 * 
************************************************* 
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JSr slow 
ldaa #1%000 I 0000 
staa $1004 
*****************************~******************* 
* Set lines for stcr 7 * 
************************************************* 
,1sr slower 
ldaa #0/riO IO I 0000 
staa $ I 004 
************************************************* 
* Set lines for step 8 Get Data Herc * 
****************************************~******** 
JSr slower 
ldaa #$00 ;DDRC set all lines of Port C 
staa $1007 ;for input 
JSr slower ;Wait 
ldaa $1003 ;Get Data From 'Bus1 Port C 
staa $c500 ;and store at location C500 
************************************************* 
* Set lines for step 9 * 
************************************************* 
jsr small 
ldaa #%00010000 
staa $1004 
************************************************* 
* Set lines for step I 0 * 
************************************************* 
Jsr small 
ldaa #%00 11 0000 
staa $1004 
Jmp finish ;End program 
************************************************* 
** Timer Routes * 
************************************************* 
small: ldx #$00ff ;Small Time Delay Routine 
tilop: <lex 
bne tilop 
rts 
slower: ldx #$ffff ;Longest Time Delay Routine 
timeloop: <lex 
bne timeloop 
rts 
slow: ldx #$f000 ;Medium Time Delay Routine 
loopy: dex 
bne loopy 
rts 
finish: end 
end 
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ll pon the execution oft his program me the correct va! uc o I' the C P lJ In tcrL.H.:c 
Reg i stcr ( bci ng 6 I 1-1) was succcssf u 11 y rctri cvc<l f'rom the s i 111 ul a tc<l 11 C 11 
parnllcl bus. 
Co11dusitJ11 
Frohl this simulation the following points were confirmed: 
I] The 82527 CAN chip was lhnctional 
[I The Board communicated and functioned correctly with the test hardware 
configuration and the software program 
The problem with the HCI 1 to 82527 communication was therefore likely to 
reside with the HCI I EVB 
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CHAPTER SEVEN 
PHASE THREE - Use of an external 74HC138 for Chip 
Selection 
This chapter di:als with the investigations that were carried out in an endeavour to 
discover the External Address/Data bus communication fault with the I-IC 11 
EVB. 
HCl 1 EVB 74HCl38 CHIP SELECT PROBLEM 
Further analysis of the schematic diagram of the HCI I EVB highlighted a 
problem not previously detected. The area of concern is shown below: 
' 
-:;-
0000 - lf"F'F' 
2000 - )F'fF" 
4000 - SF'F'F' 
6008 - 7F'F'F 
n-.-.::--~_;..;;4 8003 - 9F'F'F 
AD00 - Bf'F'F 
C000 - OfFF" 
E000 - E:f'F"F" 
DIAGRAM OF THE 74HC138 - RELATIVE TO 
THE EVB CIRCUIT DIAGRAM-[18] 
The 74HC 138 3 to 8 decoder has an enable system where a 3 input and gate 
enables the output of the decoder. The three EVB connections to this chip are: 
0 El to GND 
[1 E2 to GND 
D E clock to the non inverted input 
This implies that the decoder will only have a valid output when the E clock is 
high. This appears to be the problem with the timing sequence. The 82527 
requires the CS# line to be active low until the data has been retrieved from the 
Address/ Data bus. However with this connection of the 74HC 138, the CS# line 
will become inactive at the time the E clock drops low, this being prior ?o the 
Data being placed on the Address/ Data bus. This is due to the design of the 
74HC 138, which follows: 
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741-1('138 LOGIC DIAGRAM - [ 121 
'-'cc . , .. ,., 16 
ti~D O P,o S 
0 " P,n !\;umbers 
The 74HCIJ'o wil' '111\y assert the necessary active low output when the E clock 
input connected tu U. (pin 6). is high. 
The solution of this problem required the use of another method of acquiilng the 
CS line. The best way of achieving this was to use another 74HC 13 8 chip an0 
enabje it's CS output Jines continuously. Then the 3 Address input lines could i:,e 
connected directly to the highest 3 bits of the Address/ Data bus. 
Hence when a memory address corresponded to a memory location of the 82527 
chip, the 74HC138 activated the appropriate CS# line to which the 82527 was 
connected. In this way the CS# line was active as long as this address remained 
on the bus. The upper 8 bits of the Address data is conveyed on the Port B iines. 
The lower 8 bits of the Address are multiple;;ed with the data on Port C (foe 
upper 8). The upper 8 bits of the bus remain with the valid address iocation even 
while the lower 8 bits are in the data mode of the 'address/ data cycle'. This 
means that the CS# line will be giving the appropriate active low signal that the 
82527 chip expects while the data is valid on the bus. 
74HC138 ADAPTOR BOARD 
To avoid designing a new INTCAN board simply to incorporate the 74HC 138 
chip, an adaptor board was created. The board was designed to interface between 
the INTCAN7 board and the HC 11 EVB in such a way that it would not alter the 
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Address/ Data hus address lines, but it would open circuit the current CS/I line 
coming from the MC 11 EVB and then create a m:w CS# line which will be led 
into the INTCAN7 board. 
The proposal was to use the existing controller board which was known to he 
functioning correctly, this confirmed by the testing program described in the 
previous chapter, and thus avoid the t.!rrors which may be generated with the 
design and production of an entirely new board. 
The problem. if any \Vould then be con lined to that generated by the addition of a 
new CS line. 
The ideal solution would be one which required no modification or alteration to 
the HCI I EVB or the JNTCAN7 board. 
This could be achieved by producing an adaptor board to interface between these 
two boards in the manner shown in the following diagram: 
CONNECTION OF THE SYSTEM USING THE 74HC138 ADAPTOR 
BOARD INTERFACE 
CAN D 
BUS 
INTCAN 7 
CAN 
BOARD 
HCl l EVB 
RIBBON CABLE 
As initially the boards only requirement was to enable a test to be made to 
discover whether the problem lay with the CS, and as it only contained a small 
circuit, a quick method of its production was chosen rather than using the time 
consuming Photoresist / Etchant process. It was produced using the Vero Board 
printed circuit prototyping process. 
The design of this board is shown overpage: 
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CIRCUIT DIAGRAM OF ADArTOR HOARD 
RIBBON CABLE 
f'I 
D 
74HC138 
CS ADAPTOR 
BOARD On 1·,o ,., 
Following the production of the board the system was connected together, and 
was tested by attempting to retrieve a known value of a register, di rec ti y, without 
the simulation software as employed in the system previously used (described in 
the previous chapter). 
The data from register 61 h was retrieved successfully. 
Conclusion 
The successful writing and then retrieval of various data to numerous registers 
was effected., thereby demonstrating that the write operation worked correctly. 
The success of these simple tests, indicated that the 82527-HC 11 Address/Data 
Bus communication system problems had finally been resolved. 
Tlte next step was to investigate the INTEL chip more fully with respect to the 
software aspect of its operation. The following chapter deals with its registers. 
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CHAPTER EIGHT 
INTEL CAN H.EGISTERS 
This clmpkr gives a brief description of the most important registers lh:qucntly 
rd'crrcd to and which needed to be investigated for use in this project. The 
specific values which these registers arc assigned arc discussed under the topic 
··PROGRAM CONSIDERATIONS FOR REGISTERS." 
Other more detailed information on tht: registers rt..-"qUired for programming, 
including the description of all the bits can be found in the INTEL Architectural 
Overview paper 272410-003. 
CONTROL REGISTER OOH 
7 6 5 4 3 2 
0 CCE 0 0 EIE SIE IE 
This registers main feature among others is to take the 82527 in or out of 
initialisation mode. Only when the 82527 is in initialisation mode can other 
control registers be modified. It is important to note that while the 82527 is in 
initialisation mode no serial transmission or reception of data bits .:an occur. 
The function of the various flags in this register are: 
n CCE (Change Configuration Enable). Unless this is set, the 
Configuration Registers cannot be written to. 
[] EIE (Error Interrupt Enable). When this is set, a change in the error 
status will cause an interrupt to be generated. 
[J SIE (Status Change Interrupt Enable). When set, an Interrupt will be 
generated under certain CAN bus errors, or on the successful transmission 
or reception of messages. 
0 IE (Interrupt Enable). Unless this is set the 82527 cannot generate 
any interrupts. 
0 Init (Initialisation). This is set when the 82527 is to be configured, but 
must be reset to O for bus communications to work. 
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STATUS REGISTER 01 
7 6 5 4 3 2 l 
BOff Warn Wake RXOK TXOK LEC2 LEC1 
This register is accessed by the Host CPU to determine the state of the 82527. 
The !lags contained in this register arc: 
l i Boff (Buss Off Status) 
n Warn (Warning Status) 
u Wake (Wake up Status) 
D RXOK (Receive Message Successfully) 
[_J TXOK (Transmit Message Successfully) 
D LEC2 - LECO (Last Error Code) 
CPU INTERFACE REGISTER 02H 
7 6 5 4 3 2 1 
RstST DSC DMC PwD Sleep MUX 0 
The flags contained in this register are: 
0 RstST (Hardware Reset Status) 
[J DSC (Divide System Clock (SCLK)) 
D DMC (Divide Memory Clock) 
D PwD (Power Down Mode Enable) 
D Sleep (Sleep Mode Enable) 
!] MUX (Multiplex) 
[] CEn (Clockout enable) 
This is a very important register, as it dictates the form of communications that 
will occur between the UC and the 82527. Due to this fact the contents of this 
register must be able to be altered by the Host Microcontroller (Uc) to establish a 
correct connection between the two. For these reasons it is a high speed register 
which is capable of being accessed via the Double Read operation. This would be 
one of the first registers to check if the Host to 82527 connection is not 
functioning correctly. 
0 
LECO 
0 
CEn 
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The CPU Interlace Register is use<l to determine the Frequency/Period of the 
system clocks. 
This important aspect is discussed at the end of this chapter under the hca<ling of 
"CLOCK AND FREQUENCY OF CAN BUS" 
HIGH SPEED READ REGISTERS 04 - 05 
These registers are used to serve CPU's who's Addres~/Data bus runs at a 
frequency which is too fast for the 82527. For example a read request may be 
placed on tht: bus, along with the address, but the 82527 is not able to process the 
request and place the correct data on the bus before the CPU is read to receive it. 
If the CPU is unable to alter ifs read/write cycle or extend it, then these registers 
must be used in conjunction with the Double Read operation. 
GLOBAL MASK REGISTERS 
STANDARD 06 - 07 AND EXTENDED 08 - OB 
As the name imp I ies a global mask wi 11 act as a type of message acceptance 
filtering. One set of these registers is to deal with standard message objects. 
while the other mask will deal with extended message objects. 
The Global Masks can be set to either accept or reject a range of messages. The 
acceptance method is straight forward but the implications can be rather 
complicated to deal with, particularly when Remote Frames are being used across 
a network. 
Each bit location of a mask register will act as a mask for that same bit location of 
the incoming messages. If a bit location of the mask is set to a "O', it means that 
tht controller will accept an incoming message with either a 'O' or a 'I' for the 
same corresponding bit location. Simi !arty if a bit location of the mask is set to a 
' l ', it means that for any message to be accepted for further filtering, the same bit 
location for any incoming message must match exactly with the same bit 
locations of one of the 15 MO identifers. 
This can b1.. a useful feature when messages are grouped in order of their function 
and the global masks on each node are set to :!ither accept or reject these nodes 
depending on their function. 
Careful consideration must be made however when using Remote Frames. For 
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. ,
example a node may accept a Remote Frame request due to the programming nf 
the mask bits. The Remote Frame however may not exactly match the ldcntifor 
Bits of the message object that will deal with the frame. The corresponding data 
frame that is sent by this node will have the idcntifcr bits of the MO it has been 
accepted by. not the exact identifcr bits of the remote frame. 
MESSAGE 15 MASK REGISTER OC - OF 
The mask was not usi:d by this project, but the following is an explanation of it as 
it is a useful register. 
Like the other MO locations in the CAM, this location will not accept any 
message, unless it has passed through the Global Mask filter first. The main 
difference with this register however is that it can be set in a similar fashion to the 
Global Masks, that is a 'O' in one of the Mask register bit locations will accept any 
messages who's bit is either a 'O' or a '1 ', providing the other identifer locations 
match. A 'I' means that the corresponding bit in the incoming message must 
match the identifer bits of MO 15 exactly. 
CLOCKOUT REGISTER lF 
This was not relevant to this project. This register is used to control an output 
clock from the 82527, which may be used to control some external device. 
BUS CONFIGURATION REGISTER 2FH 
7 5 4 
11 
2 1 
0 Pol 0 0 DcRl 
While register 02h is concerned with the Host/CAN connection this register is 
concerned with the CAN/CAN connection. This register has more of a bearing on 
the data link layer aspect of the Serial Bus connections, and determines the 
following Bus characteristics: 
D Dominant and Recessive bit polarities. 
D Single wire or diff~rential bus, determined by the operation of one or two 
of the input and output pins and by the use of the input comparator . 
0 
DcRO 
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The: fu 11 names of the various 11 ags in this register arc: 
! i CoBY (Comparator Bypass) 
! ! Pol (Polarity) - of Bit of Serial Bus 
iJ DcTI ( Di sconncct TX 1 ou I put) 
r1 DcRI (Disconnect RX 1 input) 
IJ DcRO (Disconnect RXO input) 
BIT TIMING REGISTERS O AND 1 ( 3FH & 4FH) 
REGISTER (0) 3F 
7 6 5 4 3 2 
SJW BRP 
REGISTER (1) 4F 
7 6 5 4 3 2 
Spl TSEG2 TSEGI 
These registers are also primarily concerned with the data link layer. Register 0 
dictates the following: 
0 The Synchronisation Jump Width (SJW), which deals with the number of 
time quanta a re-synchronisation period may take. 
O The Baud Rate Prescalar (BRP), which determines the length of one Time 
Quanta. 
In essence, Register I determines the width of each bit and whether it should be 
sampled once or three times. It also dictates the point at which each incoming bit 
is to be sampled to detennine its value. This is done via the use of two time 
segment values TSEGl and TSEG2. Each bit is made up of the total of these 
value of these two bits plus the Synchronisation Segment. Each of these periods 
is detennined by a number of time quanta and the sample point of the bit occurs 
between these two. To co•11cur with the CAN specification however the total bit 
length needs to be of 8 time quanta in total. 
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INTERRUPT REGISTER SF 
This is a read only register. whose value inll.icatcs which MO issued the interrupt 
to the Uc. If more than one MO was capable of issuing an interrupt this register 
would nt:cd to be lookt:d at by the int,:rrupt routine before the interrupt w..is 
cleared otherwise there would be no clear indication a:,; to which message issued 
the interrupt. In the case of the Tracker however, only one MO is capable of 
issuing an interrupt. Therefore the interrupt routine knows which MO to look at 
and as a result this register is not needed by the respective program. 
CONTROL REGISTERS O AND 1 
These registers are actually a group of registers, there is a Control Register O and 
a Control Register I for each MO location in the CAM. These registers should 
not be confused with the Control Register 00 and Control Register O I, which 
affect the characteristics of the chip as a whole. 
As the values are frequently altered, a system has been used so that one of the 
group of values can be altered without affr,;;ting the rest of the values in the 
register. This system is time saving, in that it avoids the necessity for the register 
to be read in order to find out what the existing values assigned to each field are, 
prior to the whole register being written to with the specific field altered. 
Each field can be seen as representing either a '01 or a' I' just like a normal flag in 
a register. Writing a specific value to the fields will either change the state of the 
'flag', or leave it unaltered, as shown below: 
11 The field will not be altered; the old data will be left in the field. 
10 The data in the field will be seen as set' I 1. 
01 The data in the field will be seen as reset '0'. 
00 This value is not allowed to be given to one of the fields, 
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CONTROL. REGISTER 0 
7 6 5 4 3 2 
BASE ADDRESS 1- 0 
MsgVal TXIE RXIE 
The tbur values ( tlags). and their functions which arc set by this register arc : 
u MsgVal (Message Valid) 
L1 ., TXIE (Transmit Interrupt Enable) 
[] RXIE (Receive Interrupt Enable) 
,-, 
u lntpnd (Interrupt Pending) 
CONTROL REGISTER 1 
7 6 5 4 3 2 
BASE ADDRESS + 1 
RmtPnd TsRqst MsgLst - CPUUpd 
The four fields (flags), and their functions are: 
D 
0 
RmtPnd 
TsRqst 
(Remote Frame Pending) 
(Transmit Request) 
lntPnd 
NewDat 
D MsgLst - CPUUpd (Message Lost); For objects designated for receive. 
Or (CPU Updating); For Objects designated for transmit. 
D NewDat (New Data) 
ARBITRATION REGISTERS 
(BASE ADDRESS +2 - BASE ADDRESS +5) 
The arbitrations registers hold the identifier of the message. All the bits of these 
registers are used, with the exception of bits 0, bit I and bit 2 of Arbitration 
R~gister 3, which are reserved. The Arbitration process has been discussed in 
detai I in Chapter 2 and an example of it's use can be seen in Chapters 13 and 14 
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MESSAGE CONFIGURATION REGISTER 
(BASE ADDl?ESS + 6) 
7 I 6 I 5 1 4 3 2 I I 
DLC Dir Xtd Reserved 
These three fields (nags), and their functions arc: 
Ll DLC (Data Length Code) 
rJ Dir (Direction) 
IJ Xtd (Extended or Standard ldentifer) 
SERIAL RESET ADDRESS REGISTER FF 
This register is only needed if the Uc is not capable of issuing a correct CS, and 
was not used in this project. 
MEMORY MAP OF THE INTEL CAN CHIP 
The location of all of the registers previously described can be seen in the 
summarised memory map of the Intel 82527. Each memory location on the 
82527 is only 2 bytes in length. however the full address as used in this project is 
shown in the map. As mentioned in detail in the chapter dealing with the CS 
problem, the 82527 has been connected to the memory locations responding to 
RAM 6000h to 60FFh, on the EVB. 
A Memory map representing the allocation of the 82527 registers within its RAM 
follows overpage. 
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MF.MORY MAP OF THE INTEL. 82527 AS l/SIU) ON THE IICI I F.VH 
. 
Memory Register Funct;on Memory Register Function 
Location Location 
6000h Conlrol Register 606Fh Reserved 
600\h Status Register 6070 - 607Eh Message 7 
6002h CPU Interface Register 607Fh Reserved 
6003h Reserved 6080 - 608Eh Message 8 
6004-6005h High Speed Read 608Fh Reserved 
-6006 - 6007h Global Mask - Standard 6090 - 609Eh Message 9 
6008 - 6008h Global Mask - Extended 609Fh PICONF 
600C - 600Fh Message 15 Mask 60AO .. 60AEf Message 10 
6010 - 601 Eh Message 1 60AFh P2CONFIG 
601Fh CLOCKOUT Register 6080 - 60BEf Message 11 
6020 - 602Eh Message 2 608Fh PIIN 
602Fh Bus Config Register 60CO- 60CEh Message 12 
6020- 603Eh Message 3 60CFh P2IN 
603Fh Bit Timing Reg.0 6000 - 60DEh Message 13 
6040 • 604Eh Message 4 60DFh PIOUT 
604Fh Bit Timing Reg. I 60EO - 60EEh Message 14 
6050 · 605Eh Message 5 60EFh P20UT 
605Fh Interrupt Register 60FO - 6DFEh Message 15 
6060-606Eh Mcssag~ 6 60FFh Serial Reset Address 
PROGRAM CONSIDERATIONS FOR REGISTERS 
The purpose and characteristics of some of the registers must be consider1:d for 
two reasons: 
0 Initialising the 82527. To establish correct communications between the 
82527 to Host and the 82527 to the CAN bus 
D . Using the 82527 in a CAN bus for communication. Deciding upon the 
characteristics of the messages. and the handling of them. 
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Smne considcration of the possihle \'alucs that can he assigned to each register arc 
listcd: 
6000 CONTROL REGISTER 
The d1! fa u It val uc a Iler a hard ware rcsc t is O I h. ·1 ·11 is register contains the In it bit. 
This is initially set to I on reset. This means that software initialisation is 
enabled ... This allows tht.: ust.:r to configure the 82527 RAM without the chip 
participating in any CAN bus transmissions .. , ! 13 J 
U 41 = Write access to config registers; No interrupts; Soft initialisation 
enabled 
[] 01 = No write access. rest the same as above 
6001 STATUS REGISTER 
BOff Bus Off Status 1-busoff. 0- not busoff 
Goes busoff when error counter reaches 256. "During busoff. no messages can be 
received or transmitted. The only way to exit this state is by resetting the !nit bit 
in the Centro I register." [ 13] 
6002 CPU INTERFACE REGISTER 
"The default value of the CPU Interface Register in hardware reset is EIH.'" [13] 
"After hardware reset is 62h. "[ 13] 
D 40 = SCLK = XT AL /2 ; Normal Operation, must be loaded after reset; 
MCLK = SCLK; No power down; No sleep; Normal operation, PIN24 = 
INT# 
6016 MESSAGE CONFIG REGISTERS 
0 SC= DLC = 8, DIR= I (Transmit, "\\:hen TXRqst is set, the MO will be 
transmitted") XTD = I •• This message identitfor will use an extended 29 
. bit message identifier.'' 
6026 MESSAGE CONFIG REGISTERS 
·. D 84 = DLC = 8, DIR= 0, "Receive. When TXRqst is set, a remote frame 
will be transmitted. When a message is received with a matching 
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idl·ntilier, the message will he stored in the nwssagc o~jcct." XTD ,,:., 1 " 
This message idcntilier will use an extended 29 hit message i<lenti lier." 
602F BUS CONFIGlJRATION REGISTER 
i : 48 ~0 .. The Input comparator is hypasscd and the RXO input is regarded as 
the valid bus input, (DcRO must hc sct to 0)."; /\ logical I is inh.:rpreted 
as recessive at the RXO input. DcT I is set one hence "Disables the TX I 
output driver. This mode is for use with a single wire bus line. or in the 
case of a differential bus \\/hen the two bus Jines arc shortc<l togcthcr." 
(Note: Later this setting became 42) 
603F BIT TIMING REGlSTER 
LI 41 = SJW = I: BRP = I 
604F BIT TIMING REGISTER 
0 67 = One sample is used to determine the value of each bit; The sample 
point is taken after seven quantisation periods; the bit ends seven 
quantisation periods after the sample point. 
ARBITRATION REGISTERS 
The identifer bits are assigned to ·each message in these registers. The identifier 
starts (IDO) at bit3 of .Arbitration Register 3 and ends (1028) at bit 7 of 
Arbitration Register 0. 
Now that the registers and the effects of assigning certain values to them have 
been investigated the next step is to attempt to connect the two CAN devices 
together 
CLOCK AND FREQUENCY OF CAN BUS 
There are different clocks to be considered for the entire system. There is the 
system dock which governs the frequency of the internal operations of the 82527, 
the bit timings and therefore the CAN bus. The memory clock governs the 
frequency of the external communications bet \Veen the H C 11 and the 8 2 5 2 7. vi a 
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the parallel interface. 
The frequency of thL· system clock is determined by tht.: following formulas whkh 
ohtain their values from the various bits in the CPU Interface Register (02h), 
previously described in this chapter. 
F(sysCLK) = F(XTAL) / (I+ DSC bit) 
As the XTAL is 16.0 Mhz and the DSC bit is set to one(sys(c\k)=XTAL/2) 
then 
F(sysCLK) = 16MHz /(1+1) 
F(sysCLK) = 8 Mhz 
The maximum frequency of the memory clock is determined from the following 
formulae: 
F(memCLK) = F(SCLK) / ( 1 + DMC bit) 
= F(XTAL) I [(1+ DSC bit)* (1 + DMC bit)] 
The DMC bit is set to O so 
F(memCLK) = 8 / (1+0) 
=8 Mhz 
This is the maximum frequency of the memCLK, however the HCI I EVB has a 
crystal of 8 Mhz which gives the external parallel Address/Data bus a lower 
frequency of 2MHz. 
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CHAPTER NINE 
DESIGN OF SECOND CAN BOARD AND 
CONNECTION OF THE SYSTEM 
ADDITION OF 74HC138 TO DESIGN 
111c second hoard w,t'> n::-dcsigncd to deal with the addition of the 74HC138 to 
the circuit board. The diagram of the schematic circuit design which follows this 
text. illustrates the connection between the lntcan 8 board and the 1-ICI 1 EVB. 
The CAN bus connections or the RS485 driver are not shown. 
CONNECTION BETWEEN HCt 1 AND 82527 
~ T • ~ P • • P • • • • + • < • P • ~ • • • ~ I • • • • I • • > • • < • P • < • < , • p O • 
INTCAN 8 
74HCl38 
[ ONO 
f El# E211 
r E3 vcc CS311 ,-
••• + ••••• 
• • • ~ I • > 
r-- AO 
HC - Al ti EVB 
-
A2 
GND-
+s-
PBS 
-
Pil6 
- CSII 
-1'87 
~-
PC7 - PCO 8., r\07- ADO , 
AS A.S 
R/W R/W 
HC\I I! E 82527 vccf 
IOK 
IRQ INT 
VC"C 
--
GNIJ 
HCll EVB 
+S 
GND-
, , , , + > • • • , > , , , , < , , • , j • • ~ • • I • • • • I • > • • , ~ • , , , + , • , • , + , , • , + • 1 , • , • • , , • , , 
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INITIAL CAN BUS DESIGN 
The schematic circuit design of the conncl:tions bctwccn the 82527 and the: CAN 
bus was one which was based on a design sourced on the Internet. The original 
design sho\1,111 on the Internet can be found at: 
http://www. te leport.com/-c fa/ cannct. htm. 
This design used for this project is illustrated below: 
CIRCUIT DIAGRAM - CAN BUS CONNECTION 
82527 
RXO 
TXO 
TX! 
82527 
RXO 
TXO 
TXI 
II 
I 
11 
I 
-
T 
GND 
-
T 
GND 
+5 V 
0 
I mfd 820 
DS75 l 768 •-H-
RO vcc 
-----
REI/ D0#/Rl# 
--
DE DO/RI 
DI GND .. ~ 820 
• 
120 GND T 
+5 V 0 
• 1\/V' • 
I mf'd 
DS751768 -H-
RO vcc '----
RE# 00#/Rl# 
DE DO/RI 
DI GND .. 
GND T 
These two schematic cir~uit diagrams were then combined to form the complete 
circuit which made up the original INTCAN 8 circuit board. 
After this circuit was completed, and the board manufactured, it was tested for 
82527 to Host communications. As these communications tested correctly. the 
next step was to attempt the Node to Node communications across the CAN bus. 
(NOTE : After further investigation this cicuit had to be modified. This 
modification is dealt with in Chapter 12. 
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CHAPTER TEN 
INITIAL DESIGN OF SC)FTWARE TO ESTABLISH 
NETWORK (CAN to CAN Communications) 
Thc CAN hoards wcrc conncctcd togc.:thcr an<l an attempt was made lo establish 
communication between them. 
This chapter deals ,vith the soltwarc dcvclopcd to enable this to happen. 
82527 INITIALISATION PROCEDURE 
Bdore the INTEL could operate it needed to be configured. This required many 
facto1.·1 :J1 be determined. most importantly the following: 
r_--i lhc L. ''. of ph~",ical bus 
0 The timing relationships of the bits 
D The frequency of the CAN bus 
D The number of samples per bit 
Obviously the majority of these are determined by the existing Serial bus, to 
which the CAN chip will become a new node. 
In this case however there was no existing serial bus so many of these decisions 
had to be decided upon prior to any initialisation process being undertaken. 
The relevant registers have been described in the previous chapter 
82527 INITIALISATION PROGRAM 
ldda #$40 
staa $6002 
ldaa #$48 
staa $6000 
ldaa #$48 
staa $602th 
ldaa #$41 
staa $603f 
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ldaa 11$67 
staa $6041' 
ldaa #$01 
staa $6000 
TRANSMITTING A MESSAGE 
The TxRqst hit "is set by the CPU to indicate the MO data should be transmitted. 
Conditions required to transmit a data frame: 
I) Init bit= 0 
2) MsgVal bit= I 
3) direction= transmit 
4) NewDat bit= I 
5) TsRqst = I" 
·'T0 program a transfer request, the Control 1 register of the message object 
should have the TxRqst and NewDat bits set to '"I". Therefore, this register may 
be written with the value 66h to initiate a transmission:· 
RECEIVING A MESSAGE 
"Set the CPUUpd and RXIE bits in the message object control register to"l ". Set 
the DIR bit in the message configuration register to "1 ". A remote frame will be 
received by this message object." 
ACTIONS TAKEN TO RESOLVE PROBLEMS WITH CAN 
COMMUNICATIONS 
Upon connection of the system it was found that the serial CAN Communications 
was not functioning correctly. The following points highlight the many different 
steps that were taken in an effort to establish a successful transmission and 
reception ofa MO. Some of the following steps were more logical in their nature 
than others. This was because any hypothesis, regardless of how likely it was or 
not the cause of the problem, was tried. 
D The termination resistor from the original module was removed. This 
does affect the impedance of the network. This did not resolve the 
problem. 
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I i The Status register was examined. The transmission module ( original ) 
had an Ll·'.C l;;rror of 3. 'J'his is an acknowledgement error, indicating that 
the message tnmsmitti!d by the device was not w.:knowk:<lgcd by the other 
node. The receiver had no listed error. 
1 
_1 The global mask on l he rccci vc rno<l u I e was set to all O's. This was al so 
<lorn: on the transmitter. but this also failed to resolve the problem 
U The value of the Bus configuration Rcgi~1cr 2F, was changed from a value 
of 48h to 42h, to enable the TX 1 and the RX 1 to he enabled. 
[ 1 The Bus configuration Register was changed from 2F to 2A. thus causing 
TXl to be enabled and RXI to be disabled. 
fJ The Arbitration hits on the receive module were changed to O's 
[l The Control 1 register for the transmit message was changed from 65 to 
66, This was to tell the 82527 that the data for the MO is new, ie NewDat 
is set to 1- (l 0). 
[J It became evident that the previous step had already been carried out and 
that the error may be solely with the receiver module. The 82527 must be 
transmitting the message con-ect!1 and then setting NewDat to 'O' 
D Hardware check. Both output pins of the 485 chip on the original board 
were pulsing. However only one of the accompanying pins on the new 
module was pulsing. This indicated the likelihood of a possible error with 
the CAN bus line. 
D The transmitter module was reset and as a result the 485 outputs stopped 
pulsing. The transmitter software was then loaded on the new module and 
the module was then disconnected from the bus. The new software was 
then executed and both of the 485 pins started pulsing as they did with the 
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original module. This indicated that the previous step did not reveal any 
error. 
i I The next step was to Re-evaluated the whole board as it was considered 
that the fault was with the hardware. ThL: cirrnit was furthL:r L:xamined and 
this revealed that the Board was biasing the low line high and biasing the 
high line low. In order to make the circuit board match the design as 
specilied hy the (netsitc), the components were relocated. 
[1 The board still did not work. An IC socket was then used. The RS485 
chip \\'as removed from the board and the spare socket was inserted into 
this place. The two output pins however were bent out. This gave access 
to these two lines and open-circuited them to the rest of the board 
cir1.:uitry. The same was done to the other board. Next the two outputs 
were directly connected together. 
After the Last Step tile CAN Boartls Began Communicati11g. 
Although the communications between one CAN node and the other became 
functional, the connection of one RS485 driver chip to the other. as described 
above, was only temporarily used until this part of the circuit was redesigned, as 
can be seen in the section called "CORRECTION OF THE CAN BUS 
CONNECTIONS" in Chapter 12 
MEMORY MAP FOR COMMUNICATIONS 
The following Memory Map was used to indicate the values stored at each 
memory location to allow for an interaction between two different CAN nodes to 
take place. This map is for the (Remote or Transmitter or Transceiver) : 
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6000 
6001 
6002 
6003 
6004 
6005 
6006 
6007 
6008 
6009 
600A 
600B 
600C 
600D 
600E 
600F 
Mlo:MORY MAP OF THE 82527 - CONl<'l(;tJIIED FOR 
COMMUNICATION 
00 01 02 03 04 05 06 07 08 09 A 8 C D E 
02 40 X 00 00 ()() 00 00 78 
55 55 00 00 00 08 8C 
95 56 00 00 00 10 84 
55 55 
55 55 
55 55 
55 55 
55 55 
55 55 
55 55 
55 55 
55 55 
55 55 
55 55 
55 55 
55 55 
NOTE: The X indicates that the contents of this register are read only. 
F 
42 
41 
67 
In this table Message Object One (MO I) is configured for the transmit of a 
remote frame with an identifier ofvaiue 1, while M02 is configured for the 
reception of a message with an identifier of value 2. 
Conclusion 
The communications from one CAN node to the other was now able to be carried 
out. Further so fl ware investigation into the methods of message transmission was 
the next step in the development of the network. 
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Clearly the fault was with the hiasing and impt:dancc of the CAN hus lines. 
·n1crcforc further invcstigalion of lhc connections was necessary. While this 
tcmpmary har<l w::r-i.: con Ii gu rm ;1.m was used. the 82 5 2 7 to CAN hus s i <le of the 
circuitry c \c.:1 r I) nci.:<lcd to b.: corrcc tc<l prnpcrl y. the rcsu I ting ci re u it co rrcct ion 
can he SCL'n in chapter 12 
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CHAPTER ELEVEN 
USING CAN IN A REAL TIME PROCESS 
INTRODUCTION 
The CAN net\vork is able to be used in a number of ways. A p,.ocess may 
continue normal operation !low and the program may simply look occasionally at 
one of the message objects in the CAN'S CAM. In this way if a message needs to 
be dealt with, the program will be able to deal with the message when it is ready. 
This is fine for many applications which are not time critical. Other messages 
need to be dealt with as soon as they arrive. 
In a real time system, an important message object can be set to trigger the 
Interrupt line of the microcontroller. The interrupt can be dealt with as soon as 
the currently executing instruction has finished. The interrupt service routine can 
then retrieve the new message from the CAN'S CAM and the message can be 
dealt with. The originai program can then resume from the next instruction prior 
to the interrupt occurring. 
ISSUES TO CONSIDER WHEN USING INTERRUPTS 
For any interrupts to be generated at all, the 'global interrupts enable bit'( bit IE). 
in the Control Register (OOh) had to be set. However the EIE and the SIE (Status 
Change Interrupt Enable) bits have not been set as the program is only designed 
to deal with the generation of interrupts due to the reception of new messages, not 
CAN bus errors. 
The message object that is to generate an interrupt must have the RXIE bit set in 
it's Control O Register. 
The 82527 stores in the Interrupt Register (5Fh) a value which is related to the 
number of the message object which generated it. This message object can be 
detennined by retrieving the contents of the Interrupt Register and subtracting 2 
from it. The lntPnd bit of the Control Register O for this message object will also 
be set by the 82527. 
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HC 11 SOLAR TRACKER - CAN CONTROLLED 
To dt.:monstratt.: and successfully test the CAN network it necde<l to hl! usi.:d in a 
real situa1ion. The bt.:sl process that could ht.: chost.:n was one whi<.:h would use all 
th1: various diffort.:nl data frames and one which used both mt.:ssagc objt.:cts which 
produced interrupts and thost.: which did not. The process was to dcm,n1stratc that 
the data licld contained within a spccilic MO would be used to give lJc on the 
network information of the state of other microcontrollcrs on the network, and to 
issur:: various other Uc's with different commands from the same MO. To 
illustrate it was decided to link the CAN up to a SOLAR TRACKER which was 
controlled via a HC 11 microcontrollcr. 
The design of the solar tracker was the result of the author's previous project 
design for Microcomputer Systems. 
Its accompanying microcontroller, which controlled the tracker, is herein after 
referred to as the PRIMARY CONTROLLER. 
BRIEF DESCRIPTION OF SOLAR TRACKER 
The solar tracker has been designed to move a panel with its surface plane nonnal 
to the Sun's rays as the Sun moves from the East to the West. The tracker has 
several features built into it. These features include: 
0 The ability to align the panel to the East in readiness for sunrise at the 
close of the day. 
0 The ability to halt operation of the panel movement due to the pressing of 
a halt button. 
0 The ability to detect the maximum angle of operation both East and West. 
0 The ability to track the Sun through the entire estimate from rental solstice 
to summer solstice. 
lJ The ability to operate correctly in various sun conditions from bright day 
to cloudy day. 
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HARDWARE DESCRIPTION OF SOLAR TRACKER 
The cirrnit dingrmn below n.:prcscnts the stepper motor controlling circuitry: 
+5 V 
10 t{ '!' 
11( 
input 1 
input 2 
-
input 3 _ 1 K 
input 4 1 K 
The circuit diagram below represents the sunlight sensing circuit, complete with 
the addition of the maximum tilt angle mercury switches. 
+5 V 
-· :.... 
;,;; 
1 K 
output 1 --#r---
.... 
:.... 
;,:; 
output 2 1 K 
... West 
:.... 
;,;; 
::: output 3 1 I< 
.... North :.... 
;,:; 
~ output 4 1 K 
South 
SOFTWARE DESCRIPTION OF SOLAR TRACKER 
The original software designed for the solar tracker was extensively modified and 
extended to allow for a networking capability between the Primary and Remote 
Controllers. This sollware is dealt with in detail in chapter 15 under the heading 
of 'So ft ware Design of Primary Contra Iler' 
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TASK OIJ.JECTiVE 
To remotely control the solar tracker vin the use of the; new CAN network. This is 
to he implemented by the Remote system being capable of issuing a sci of 
conummds overriding those of the Primary Controller and also being able to 
monitor the status of the solar tracker. 
The Primarv Controller is the one which is hardwired up to the Solar Tracker 
module, while the Remote Controller is the one which is located some distance 
away and whose function is to issue various comr:.1ands to, and receive data from 
the Primary Controller. 
In order to use the various functions of the CAN network (as previously 
discussed) the various tasks which the Remote Controller should be able to issue 
the Primary Controller were : 
D HALT OPERATION 
D RESUME OPERATION 
0 STOW THE TRACKER l'OR MORNING OPERATION 
D OBTAIN OPERATION DATA OF SOLAR TRACKER 
The HALT function is to demonstrate the use ofMO's which produce interrupts 
upon reception. The RESUME and STOW functions are to demonstrate that one 
MO can be used to issue different tasks to the Uc's on the network, and that 
although these commands can be responded to when the Uc is ready, they do not 
interrupt the Uc. The fourth operation POSDA TA, is to demonstrate how a 
Remote Data Frame can be used to request data from other Uc's on the Network. 
All of these tasks are to be issued via the use of momentary contact buttons on the 
Remote Controller. The operation which is to receive data back from the solar 
tracker Primary Controller is the fourth selection. This data is then to be 
displayed on the LCD display on the remote HCl 1. 
A more detailed description of these tasks follows: 
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Cl I IAL T OPERATION 
When this command is issued to the Primary Conlmllcr, the tracker is lo cease 
operation immcdiatcly. The Primary Controller will then await further 
instructions from the Remote Controller. For the Primary Controller to respond 
immediately to this request indicates that interrupts must be used. This means the 
message object which is chosen for this purpose is to have the interrupt 
generation upon r,eccipt of MO flag set ( RXIE ). The Primary Controller could 
then analyse the data received by this MO and carry out the issued instructions. 
For this project however it will not use the data in this MO. it will simply go into 
an algorithm waiting for further instructions. 
0 RESUME AND STOW OPERATIONS 
The Resume an<l Stow commands will only take effect when the Primary 
Controlbr has previously been issued with a HALT command. These instructions 
will be issued to the Uc using the same MO's. This means that once the MO has 
been received the data bytes of the message must be analysed. The Primary 
Controller is to respond appropriately to the command. As the reception of this 
MO is not to generate an interrupt the MO must frequently be looked at from 
within the controllers algorithm. Compared to the Interrupt generating MO's, this 
is an intensive use of the Uc. In this example however this is not a problem as the 
Uc is not attending to any other operation at this stage. A 'passive· reception of 
the MO like this for the initial HALT operation would not be acceptable for this 
reason as well as thc1 fact the HALT command is to be responded to immediately 
upon it's reception. 
D POSITIONAL DAT A OPERATION 
· . This operation is to demonstratt.1 and test the use of remote data frames. This 
command is to be issued be the remote controller at any time, not only when the 
tracker has been halted. The command is not intended to affect the operation of 
. the Primary Controller in any way. The remote frame whose reception is set so as 
to not generate an interrupt, is an ideal MO for this situation. A set of nine 
different data bytes contained within the one Message Object are to be received 
from the controller Uc. These different Data bytes are to indicate the stage of 
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operation of the controller. 
This is achieved by the insertion in the Solar '!'racker algorithm of code segments 
whose purpose is to update the data within this MO. This is done at set times 
within the algorithm and is not influenced by the remote Uc in any way. This 
ensures that there is no interference in the operation of the tracker by the 
reception of this remote data request MO. It should be noted that Remote 
Request MO's do not need to work in this way, they can in fact, generate an 
inten-upt upon reception or transmission. 
IMPLEMENTATION CONSIDERATIONS 
Note: The various messages used in this project are in actuality distinguished by 
their individual identity or arbitration bits. These messages can be located in any 
one of the Content Accessible Memory locations. However to simplify the 
descriptions of the various messages used in this project. it was decided to leave 
each one of the various messages in its own message object location. Thus when 
a message object number is referred to, it should be regarded as a reference' to a 
particular message. 
Firstly the message objects nl!cd to be determined. Keeping in mind that the 
lower the number of the MO, the higher it's transm;ssion priority over the 
network. The following table lists the Message Objects and their characteristics. 
in order of priority. 
;\\::MESSAGE:--
:-1:-·::bhi.Eb~:}.Jcf · 
-.: FUNcTibN --GENERATE 
INTERRUPTS. 
For obtaining the positional data - Solar Tracker No 
2 Send the halt command to Solar Tracker Yes 
3 Indicated whether to Resume or Stow No 
The decision whether to use all eight data bytes or simply to use one has to be 
made. There are only a small list of commands and for this reason only one data 
byte needs to be used. However to test the functionality of the CAN network all 
eight bytes will be transmitted, with only data byte 7 being used. 
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The speed of the network has been chosen to be 125Kbps. This is substantially 
slower than the maximum of I Mbps which it is capable due to the small length of 
the serial bus wire. It was chosen however because in a 'real' situation the length 
of this cable would be significantly greater (Thereby reducing the maximum data 
rates). 
COMMAND ISSUING BUTTONS (HARDWARE & 
SOFTWARE VIEW) 
As there are to be 4 major different functions which the network will use, for 
simplicity there will be four buttons. These buttons are to be connected to the 
remote HC 11. The obvious choice of button mechanism is a momentary contact, 
rather than a push on, push off type. These buttons will be connected directly to 
the PORTE lines as indicated in the table below: 
":., 
-·_ 'BUTfON- PORTE LINE BINARY VALUE HEXVALUE. 
HALT 7 10000000 80 
RESUME 6 01000000 40 
STOW 5 00100000 20 
POSDATA 4 00010000 IO 
The algorithm for checking the state of these buttons will need to monitor Port E. 
Depending on the resultant value seen at Port E, the exact button pressed will be 
known. 
· When the button is depressed the button will temporarily connect the port line to 
ground. However as the button monitoring algorithm is running in a loop, it is 
theoretically possible to press and release one of the buttons so quickly that the 
· algorithm may not be taking a sample of the port while this occurs. This means 
that the activation of the button may not be noticed. To avoid this situation and to 
help eliminate any bounce problems the following circuit was implemented . 
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+ 5 Volts 
56Kohm 56 Kohm 56 Kohm 
Port E7 Port E6 Port E5 Port E4 
1 uF 1 uF luF luF 
HALT RESUME STOW POSDATA 
.,, GND 
Notice that the activation of one of the buttons actually sends the input line to 
ground or 0. When the button is the normally open position, the input line has a 
high input due to the pull-up resistor. The capacitor in the circuit is to help keep 
the input level in a low level for a short period of time once the button has been 
depressed. This is according to the T=CR, this gives a time constant of around 
0.05s or 50 ms which is ample time for the button depress to be recognised. 
The full diagram of the button circuitry is shown above 
OBTAINING POSITIONAL DATA FROM TRACKER 
By looking at the last data byte in message object I. the operation of the tracker 
can be detem1ined. This is illustrated in the following table: 
:iDATA MEANING DATA . MEANING: · , • .. ·, •.· 
·,,, . 
'" ' .. 
' ' 
., 
" 
' ' · .. ::· 
" VALUE.· VALUE . ' ,', '' .. ·.·:·. '> "' •• •• 1. 
20 Full East by remote 70 Halt - remote 
30 stall operation - controller 80 Moving East - controller 
40 normal tracking - controller 90 East position - controller 
50 East position by remote AO Full East R controller 
60 Moving East R remote 
-
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N(}fe : The East position is the posilion the tracker is in when the tracker has gone 
full East and then backed off until the East tilt sensor has hcen deactivated. The 
Full East position is when the tracker has gone fully East and has not yet hacked 
off until the East tilt sensor has been deactivated. 
When the POSDATA command is issued by the remote user. the remote 
algorithm will tell the remote CAN chip to issue a remote data frame for MO I. 
The remote algorithm will then look at the data stored in the last byte of the data 
field of MO 1 in the controllers CAM. The data in this byte will have one of 9 
values, the algorithm will then display the operation of the tracker by matching 
this value to an operation, in accordance with the previous table. 
LCD DISPLAY OF MESSAGE 
The LCD display chosen for the purpo:5e of displaying the tracking operation of 
the Primary Controller is the Powertip. This device is a two line display which is 
serially controlled by a 74HC25 I chip, incorporated in the HC 1 t EVB. The 
memory address for this device is located at 8000. There is no CS line running to 
the device from the 74HC 138. Instead address lines A 15, A 13. and A 14 are 
connected directly to inputs SO, S 1 and S2 respectively on the 74HC251. 
The 74HC251 is an 8 input multiple,:or. however all the digital inputs with the 
exception of input i 1 are connected lo ground. The only non zero multiplexor 
input is I 1 and this is selected when· SO is I , S 1 and S2 are zero. Due to this 
configuration only address values in the range of 8000 to 9FFF may produce a 
useful (non-zero) R/W input to the LCD driver. 
When a val id address is on the bus, the E clock of the H C 11 ( I 1 input) wi '/ I be 
selected and driven through the Z output to the R/W of the LCD driver. 
The LCD driver functions in the following manner; 
8000 is used as both the locations for the Instruction/ Control register and the 
Address register/ Counter busy fl:ag. This location can be used for two purposes 
because one function the Address Counter/Busy flag is a read only register while 
the Instruction/Control register is: a write only register. Memory location 800 I is 
used for the Data register and it i:s a read/ write register. The Address counter 
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uses bits 0-6 to display the address of the internal cursor, while bit 7 is the busy 
!lag, which when high indicates that the LCD driver is busy. 
The driver accepts data in an American Standard Code for Information 
Interchange (ASCII) format. The control characters used in the program for the 
Remote Uc arc as follows; 
$80 : Returns the: internal cursor to the top line home position 
$CO : Returns the internal cursor to the home position of the bottom line 
$38 : Initialises the LCD driver to two line operation mode 
$0C : Resets the LCD driver 
More programming details of the LCD driver are contained in the notes pertaining 
to the remote Uc program. 
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CHAPTER TWELVE 
COMPLETE ELECTRONIC DES!GN OF THE 
TRACKER/ CAN NETWORK 
The design oft he whole electronics of the project can naturally be broken up into 
two main sections, the Primary Uc and the Remote Uc. The only connection 
between these two sections is via the two line serial bus. 
HARDWARE DESIGN OF THE PRIMARY UNIT 
The complete configuration of the remote system consists of: 
[] The CAN board 
U The HCI I EVB 
0 The Chip Select Adaptor board 
rJ The Solar Tracker 
The layout of this system can be seen in the following diagram. 
I I l I HCll CAN I I TRACKER 
LAYOUT OF PRIMARY SYSTEM 
HARDWARE DESIGN OF THE REMOTE UNIT 
The comp]ete configuration of the remote system consists ol~ 
O The CAN board 
D The HCI I EVB 
D The LCD display module 
D The 4 command issuing buttons, 
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Because this system works as a complete unit, il will cnuhlc the user to commune.I 
the Primm)' Controller to either accept various commands or to give the 
positional Dntu viu the CAN bus. 'I 'he luyout of this system is shown in the 
following diagram: 
I I LCD DISPlAY 
I I l CAN I I HCl 1 I I COMMAND BUTTONS 
D DOD 
LAYOUT OF REMOTE SYSTEM 
These two distinct functioning units were then connected together 10 form the 
complete system which is represented by a block diagram over page. 
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. ..,. .. 
DIAGRAMMATIC REPRESENTATION OF THE MA.JOR 
COMPONENTS OF THE COMPLETE SYSTEM 
CAN 
CAN 
HCl 1 
REMOTE CONTROLLER 
Adaptor 
Board 
PRIMARY CONTROLLER 
Circuit Board 
SOLAR TRACKER 
LCD DISPLAY 
COMMAND 
BUTTOl~S 
D DOD 
HCll 
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CORRECTION OF THE CAN BUS CONNECTIONS 
As indicated in chapter 10. the circuit design of'the CAN nus connections needed 
to be reconsi<lere<l. The CAN to CAN communications up to this point had been 
working as a straight through connection from one RS485 driver to the other. 
This did not allow for a correct functioning of the system as no thought had been 
given to the correct biasing of the lines. The new circuit was designed 
acknowledging that the two differential bus lines needed to be correctly biased 
and have the correct impedance. This revised circuit showing the connections 
from the 82527 to the RS485 driver chip, down to the CAN bus arc shown below: 
CIRCUIT CONNECTION BETWEEN 82527, RS48S DRIVER AND 
CAN BUS 
82527 
RXO 
TXO !I TXI I 
82527 
RXO 
TXO 11 TX! I 
--
T 
GND 
' 
' 
T 
GND 
+5V 
0 
l mfd 240 
DS751768 .-u-
RO VCC 
-
RE# DO#/Rl# -
DE DO/Rl -
DI GND - -
~240 
• 
GND Y 
+5 V 0 
DS751768 
?1240 
-tr-
RO VCC -
RE# DO#/RI# -
DE DO/RI --
DI GND - -
240 
• 
GND y 
The reason for the non- functionality of the design of the original circuit is 
because of the incorrect values used for the biasing resistors, and the 
exceptionally high val uc of the resistor used for the impedance malchi ng of the 
serial bus line . 
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CllAPTER THIRTEEN 
SOFTWARE DESIGN OF REM()TE CONTROLLEH. 
INTRODUCTION 
This chapter deals with the program which controls the REMOTE unit. The 
purpose of the remote Uc is to receive positional data from the tacker and to issue 
comma•.1ds to the Primary Controller. 
The program consists of the mainline algorithm and a procedure which deals with 
the displ'aying of positional data on the LCD unit. 
Both of these two main sections of code are described here and flowcharts arc 
included in the description for conceptual ease. 
The complete Assembly language listing of the 'Remote Controller' is included at 
the back of the chapter and detailed comments are attached to the code for further 
c lari ficati on of the operation. 
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MAIN ALGORITHM 
'!'his pnler:durc l:x:gins opcrution by initialising the port, to which the buttons arc 
connl!cted. Then th!.! data from this port is retrieved. The algorithm can then, 
di.::pcnding upon the value retrieved and the button pressed operate in one of live 
ditlercnt ways: 
[J 
:J 
Transmitting halt message. 
Transmit resume message. 
Transmit stall message. 
Send remote frame MOl. D 
[I Wait for another button to be pressed. 
The above operations have previously been discussed in detail and will be further 
analysed in the following flow charts related to each of these operations. 
The flow chart for the MAINLINE of the Remote operation is shown below: 
BRETT WILKINSON 
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T1MEDELAY 
BUTTON1N 
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INITIALISE REMOTE 
The 82527 is configured to set up correct communications hctwccn the 82527 and 
the HC 11. and th.: Serial hus communications hetwccn the CAN to CAN 
communications. This is carried out hy the following scq ucncc of steps: 
1:: Set CPU interface SCLK =:· XTAL /2 and MCLK = SCLK 
(·: Enable \Vritc access to configuration registers to allow the following to be 
implemented: 
D 
U Enable TX 1 Transmitter 
[! Bypass the input comparator 
Set the SJW and IlauJ Rate Prescalar to 1 
Set to I sample period per bit and make TSEG 1 = 7 and TSEG2 
=6 
[J Disable any further access to this register 
Set all MO's Config O and Config I registers to #$55 ~ Reset 
Set the Global Mask to 'Don't Carc'.(accept any idcntifer). except the last 
four bits of every message idemifcr 
[J Set for extended message objects 
U Set Message Object 1 to Receive; Message Object 2 to Transmit; and 
Message Object 3 to Transmit 
D Set the identifier bits of each Message Object to I for MO I. 2 for M03 
and 3 for M03 
0 End the initialisation procedure of the 82527 
TIMEDELAY 
The purpose of the time delay is to cause a brief delay after the initialisation of 
the Host to 82527 and the CAN to CAN communications. This delay ensures 
sufficient time for the corrf!ct function of the system. 
This procedure loads the accumulator with #$FFFFh (65535 decimal). As each 
delay loop takes '2.SuS to complete, it corresponds to a delay of 2.5uS X 65535 = 
163mS delay every time this section of code is executed. 
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BLJTTONIN 
The following flow chart i llustrntcs the operation of' the Button in Algorithm. 
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GET DATA FROM BUTTONS 
The harJwarc is dc:;igned such lhat when a button is pressed the input to Port E 
will go low 'O'. Th(' data is retrieved from Port E. To convert this data to a form 
which ii, conceptually easy to understand. and to make thl! data easy for use with 
lhc compare instructions which follow this routine, the data was manipulutcd as 
follows. An 'E:,;clusivc Or' with F1:11 operation is pt:rformed 1111 tht: data. ·1·ht:n 
an · Amr operation with FOh is performed to change thl! last four bi ts of the data 
to 0. The button which was pressed is now represented by a ' I' in one or the bit 
locations 4,5.6, or 7. For an example, if button 2 was pressed. data would be seen 
at Port E as 11010000 and this data would be manipulated as follows: 
,·1 Original data 11010000 :_i 
·-1 Exclusive Or 11 I 1 1111 
[] Gives 00101111 
'\ And with I l I IOOOO 
D Gives a result of 00100000 
IS IT HALT 
The Manipulated Port E data is compared to 80h. If it is then the procedure 
'Transmit Halt Message' is executed, or else the flow of execution continues to 
procedure 'Is It Resume'. 
IS IT RESUME 
The Manipulated Port E data is compared to 40h. If it is then the procedure 
'Transmit Resume Message' is executed, or else the flow of execution continues 
to procedure 'Is It Stow'. 
IS IT STOW 
The Manipulated Port E data is compared to 20h. If it is then the procedure 
'Transmit Stow Message' is executed, or else the flow of execution continues to 
procedure 'Is It POSDATA'. 
BRETT WILKINSON 88 1cm 
'.\ 
l 
LJ 
CONTROLLER AREA NETWORKS USE AND INTERFACING TECI INH)lJES 
IS IT POSDATA 
The Manipulatt!d Port E data b; compared tu I Oh. II' it is then thc code segment 
'Send Remote Frame MO 1 • is cxccutcd, or else the flow jumps hack to 'Get Datu 
l~mm lluttons'. 
Tl{ANSMIT HALT MESSAGE 
Unlike !he previous routincs, no code nccd:; to be :;cnt with this MO as the 
rune t ion of thc M cssagc is sc Ir cv i dent. d uc to th c in lcrrupt it genera tcs when it is 
ri::cc h•cd. The steps of th is code are listed below: 
: ! 
Ii 
MO 2 is made invalid so that it can be updated 
The TxRqst, CPUUpd and the NcwDat bits arc set. 
I .• • The message is set to valid again so that it is ready for transmission 
TRANSMIT RESUME MESSAGE 
The following steps are performl!d by this code segment: 
[l MOJ is made invalid so that it can be updated 
U Data Byte 8 of MOJ is altered to 55h 
[I The MO is made valid and therefore is ready for transmission 
TRANSMIT STOW MESSAGE 
The folk1wing steps are performed by this code segment: 
[I M03 is made invalid so that it can be updated 
[J Data Byte 8 of M03 is altered to FFH 
[] The MO is made valid and therefore is ready for transmission 
SEND REMOTE FRAME MOl 
Unlike the previous code segments, no data is stored in the MOI by this 
procedure before being transmitted, as it is a remote Frame. which is requesting 
data. The following steps are performed by this code segment: 
[l MO 1 is made invalid so that it can be updated 
[J The MO is made valid and therefore is ready for transmission 
Following the execution of this procedure the 'Display Data' code segment is 
executed. 
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DISPLAY DATA ALGORITHM 
This procedure begins operation by sending two different control bytes into the 
LCD display unit. Each of these un: : 
I: The lirst comnmnd initialises the LCD driver to two line operation 
! : The second resets the LCD driver. 
I I The algorithm then retrieves the duta from the MO I and depending upon 
it's value it decides which message to display. This is accomplished by a 
series of Compare (cmpa) instructions 
This Algorithm is represented by the Flow Chart over the page. 
BRETT WILKINSON 90 1W7 
CONTROLLER AREA NETWORKS 
,,, 
-a 
0 
u 
~ 
0 
z 
0 
-i-. 
u 
L:.l 
Cf.I 
z 
0 
-Cf.I 
-u 
L:.l 
0 
BRETT WILKINSON 
DISPLAY DATA 
BUSY 
1ST CONmot. 
BYTE 
BUSY 
2NDCON'JROL 
BYTE 
y 
y 
y 
y 
y 
91 
USE AND INTERFACING Tl~CHNIQUES 
GET AND 
DISPLAY M20 
GET AND 
DISPLAY M:30 
!,, 
-0 
GET AND 0 
DISPLAY M.!10 u 
:i.. 
0 
GET Af\JD z 
DISPLAY M50 0 
-r 
u 
~ 
GET A!\JD Cf.I 
DISPLAY M60 ~ 0 
< Cf.I 
Cf.I GET AND U.l 
DISPLAY M70 :E 
~ 
.... 
'1, 
GET AND Cf.I ,_ 
DISPLAY MBO Cl 
GET AND 
DISPLAY M90 
GET AND 
DISPLAY MAO 
lCJJl 
l . . . 
CONTROLLER AREA NETWORKS USE AND INTERFACING TECI-INIQUES 
BUSY 
Waits until the LCD driver is ready before proceeding to the rest of the program. 
1 ST CONTROL IJYTE 
The first control byte is loadl!d into the LCD driver to tell iL to operate in tow line 
opcrntion mode. 
2ND CONTROL HYTE 
The second control byte resets the LCD driver 
GET MOl DATA BYTE 
The message byte is retrieved from MOl (601 Eh). 
DECISION SECTION OF CODE 
These 9 choices decide, depending on the value of the message which message to 
display. The data retrieved from MO] is compared to a series of values until a 
match is found. 
DISPLAY MESSAGE SECTION OF CODE 
These 9 functions all display the message relating to the value retrieved from 
DFOOh. 
The program listing of the REMOTE MICROCONTROLLER follows overpage: 
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PROGRAM FOR THE REMOTE MICROCONTROLLER 
*This is the Transmit progmm * 
***************************************************************** 
org $c000 
begin: jsr lnitialisc 
jsr timcdt.:lay 
j.sr timcdclay 
jsr buttonin 
jmp begin 
cnd 
;Starting Address of Program 
;Initialise 82527 
;Timcdclay 
·Timcdclav 
' . 
;Deal with Message Objcc.:ls 
:End of mainloop 
***************************************************************** 
* Initialise the 82527 registers * 
***************************************************************** 
Initialise: ldaa #$40 :Set CPU interface SCLK = XTAL/2 
staa $6001 ;and MCLK = SCLK 
ldaa #$41 ;Set the CCE = I so write access 
staa $6000 ;to config registers 
ldaa #$42 ;Bypasses input comparatocone is 
staa $602f ;recessive. TX 1 is enabled 
ldaa #$41 ;Gives SJW = 1 
staa $603f ;and BRP = I 
ldaa #$67 ;Spl=O:one sample period, and 
staa $604f ;TSEG2=6. and TSEG l =7 
ldaa #$01 ;CCE=O:CPU has no write access to the 
staa $6000 ;configuration registers 
ldaa #$55 ~Reset control reg O and 1 
staa $6010 ;in all the messages. 
staa $6020 ;All the messages arc 
staa $6030 ;set to invalid. 
staa $6040 
staa $6050 
staa $6060 
staa $6070 
staa $6080 
staa $6090 
staa $60AO 
staa $60BO 
staa $60CO 
staa $60DO 
staa $60EO 
staa $60DO 
staa $60EO 
staa $60FO 
staa $6011 
staa $6021 
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sLaa $6031 
staa $6041 
staa $6051 
staa $6061 
staa $6071 
stua $6081 
stau $6091 
staa $60AI 
staa $60B\ 
staa $60('1 
staa $601)1 
staa $60El 
staa $60D\ 
staa $60EI 
staa $60FI 
ldaa #$00 
staa $6006 
staa $6007 
staa $6008 
staa $6009 
staa $600a 
ldaa #%01111000 
staa $600b 
Jdaa #$84 
staa $6016 
ldaa #$8c 
staa $6026 
staa $6036 
ldaa #$00 
staa $6012 
staa $6013 
staa $6014 
ldaa #%00001000 
staa $6015 
ldaa #$00 
staa $6022 
staa $6023 
staa $6024 
ldaa #%00010000 
staa $6025 
ldaa #$00 
staa $6032 
staa $6033 
staa $6034 
ldaa #%00011000 
staa $6035 
ldaa #$00 
staa $6000 
rts 
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;s~~t global Mask Standard and 
:extended to 00 which is 
:'don't care' 
; -Using extended mask registers-
;Set the last four ' : LS of mask to 
;'care' 
;Transmit and receive using extended 
;Message I is receive & 
;Message 2 is transmit & 
;Message 3 is transmit 
;Load the arbitration registers for 
;Messages I - make 'I' 
;load the arbitration registers for 
;message 2 - make 12' 
;load the arbitration registers for 
;message 3 - make 131 
;Set I nit bit to 0 
;otherwise no corns 
;End of initialisation 
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"' Retrieval and sending of Message O~jccts * 
"'"'"'**"'"'"'"'"'"'"'"'"'"'***"'******"'**"'"'"'*"'"'"'"'"'"'"'"'"'*****"'**"'*********"'**"'*"' 
hutton in: [Jaa $ I OOa 
cora /t$ff 
anda #$Ill 
cmpa 11$80h 
bcq halt 
cmpa #$40 
bcq resume 
cmpa #$20 
bcq stow 
cmpa #$10 
beq posdata 
jmp buttonin 
halt ldaa #$55 
staa $6020 
ldaa #$ff 
staa $602e 
ldaa #$66 
staa $6021 
Jdaa #$95 
staa $6020 
Jmp buttonin 
resume: ldaa #$55 
staa $6030 
ldaa #$55 
staa $603e 
ldaa #$66 
staa $6031 
ldaa #$95 
staa $6030 
jmp buttonin 
stow: ldaa #$55 
staa $6030 
ldaa #$ff 
staa $603e 
ldaa #$66 
staa $6031 
Jdaa #$95 
staa $6030 
jmp buttonin 
posdata: ldaa #$55 
staa $6010 
ldaa #$66 
staa $6011 
ldaa #$95 
staa $6010 
nop 
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;Port E data 
:Not the accumulator 
;And with 1 1110000 
:Is it halt 
;Branch if equal 
;Is it Resume 
;Branch if equal 
;Is it Stow 
;Branch if equal 
;Is is Posdata 
;Branch if equal 
;Loop for valid input 
;Transmit M02 
;Make MO invalid for update 
;this data not needed 
:Set TxRqst = 1 & CPUUpd = I & 
:NewDat = I & RmtPnd = 0 
;ConfigO > MSGVAL=l or no 
;corns as message not valid B W ! ! ! ! ! 
;Make Mo invalid for update 
;Set data byte 8 of M03 
;to 55h 
;Set TxRqst = I & CPUUpd = I & 
;NewDat = I & RmtPnd = 0 
;ConfigO > MSGVAL=l or no 
;corns as message not valid BW !!!!! 
;Make Mo invailid for update 
;Set data byte 8 of M03 
;to FFh 
;Set TxRqst = 1 & CPUUpd = 1 & 
;NewDat = I & RmtPnd = 0 
;ConfigO > MSGVAL=l or no 
;corns as message not valid BW ! ! ! ! ! 
;Make MO invalid so it can be updated 
;Set TxRqst = I & 
;Send remote frame 
;MsgVal again 
;LCD program to go here 
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*********************************************~******************* 
* Led program • 
***************"'*"'*****"'**"'******"'****"'************************** 
led: jsr busy 
ldaa #$38 ;First Control Byte 
staa $8000 
.1sr husy :Is the display busy 
ldaa #$0c ;Second control bvh.: 
stm1 $8000 
******"'********************************************************** 
* Which Mc:ssage to Display * 
**************~\************************************************* 
which: ldaa $6<llc 
twenty: cmpa #$20 
bnc thirty 
ldx #ml20 ;First ascii character was dOOO 
.JSr top line 
ldx #m220 
Jmp nextlin 
thirty: cmpa #$30 
bne forty 
ldx #mlJO ;First ascii character was dOOO 
JSr top line 
ldx #m230 
Jmp nextlin 
forty: cmpa #$40 
bne fifty 
ldx #ml40 ;First ascii character was dOOO 
JSf top line 
ldx #m240 
jmp nextlin 
fifty: cmpa #$50 
bne sixty 
ldx #ml50 ;First ascii character was dOOO 
jsr top line 
ldx #m250 
Jmp nextlin 
sixty: cmpa #$60 
bne seventy 
ldx #ml60 ;First ascii character was dOOO 
JSr top line 
ldx #m260 
jmp nextlin 
seventy: cmpa #$70 
bne eighty 
ldx #ml70 ;First ascii character was dOOO 
jsr top line 
ldx #m270 
jmp nextlin 
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eighty cmpa #$80 
bnc ninety 
ldx #ml80 ;First ascii charackr was dOOO 
jsr top Ii nc 
ldx #111280 
jmp ncxtlin 
ninety: cmpa #$90 
bnc aO 
ldx #111190 ;First ascii character was dOOO 
.1sr top line 
ldx #111290 
jmp ncxtlin 
aO: cmpa #$a0 
bnc al 
ldx #ml aO ;First ascii character was dOOO 
JSr top line 
ldx #m2a0 
Jmp ncxtlin 
a I: Jmp button in 
***************************************************************** 
top line: jsr busy 
ldaa #$80 
staa $8000 
jsr busy 
output: ldaa $0,x 
staa $8001 
cmpa #$31 
beq finish 
Jsr busy 
mx 
;Is the display busy 
;Top line of display 
;get first character 
;Display it 
;Check for end of line 
;Finish line one 
jmp output 
***************************************************************** 
nextlin: JSr busy 
ldaa #$c0 
staa $8000 
jsr busy 
out2: ldaa $0,x 
staa $8001 
cmpa #$31 
beq finish2 
Jsr busy 
. 
mx 
;next line control character 
;get first character 
;display it 
;Check for end of line 2 
;Finish line two 
jmp out2 
********~******************************************************** 
finish: rts 
*************~*******t******************************************* 
finish2: Jmp buttonin 
***************************************************************** 
delaytim: ldy #$2000 ;time delay routine 
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-----------·----------------------
here: dcy 
bm: here ;loop for delay 
rts :end delay procedure 
*****************~*********************************************** 
busy: ldua $8000 
anda #$80 
cmpa 11$80 
bcq busy 
.1sr dclaytim 
;If busy kct.:p looping 
rts ;end busy wait 
***************************************************************** 
* Timcdday * 
***************************************************************** 
timedelay: 
loopy: 
tdx 
dcx 
#$fllT 
bnc loopy 
rts 
***************************************************************** 
mI20 fee "beg of20 I " 
m220 fee "end of20 I " 
111130 fee "beg of 30 I" 
m230 foe "end of 30 I" 
m140 fee 11 beg of 40 l " 
m240 fee "end of 40 I " 
ml50 foe "beg of 50 1 " 
m250 fee "end of 50 I" 
mI60 fee "beg of 60 I " 
m260 fee "end of 60 I II 
ml70 fee "beg of 70 I" 
m270 fee 11 end of 70 1 " 
ml80 fee "beg of 80 1" 
m280 fee "end of 80 1 " 
ml90 fee "beg of90 1" 
m290 fee 11 end of90 1 " 
mlaO fee n beg of aO I" 
m2a0 fee "end of aO 1" 
end 
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CHAPTER FOURT!EEN 
SOFTWARE DESIGN ()F' PRIMARY C(JNTR()LLER 
CONTROLLER ALGORITHM 
The purpose of the Primary Controller algorithm is two-fold : 
I I To control thc tracb.:r in an autonomous mode 
I i To accept commands from the network and to give details of the 
operation al st at us of the tracker to the net work. 
This has been achieved by the adaption of a program which was written for the 
HC 11 to control the tracker in an autonomous way. This program required 
extensive modilication, however virtually any program could be modified in a 
similar way. The nev.· procedures are described in this section and a flow chart 
indicating the execution flow for each procedure is included. and in addition, 
individual sections of the code are described with respect to the function of each. 
The control algorithm has been designed to execute and run the Tracker in an 
autonomous mode, but on reception of an interrupt from the 82527 (which 
indicates that a new M02 message has arrived), the Interrupt service routine will 
execute to deal with the command message. Once this has been dealt with, the 
execution of the original Mainline program will continue from where it was. 
before the reception of the interrupt. 
Note for a detailed description of the program, see the detailed comments attached 
to the program listings. 
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MAINLINE 
The original solar tracking program has heen altered to : 
1 i Open cummunications between the llc and the 82527 
i I Initialise the 82527 chip for serial hus communications 
: i lJpd,1te the M<rs in the C/\N·sc/\M tn indicate the current operation 
being undertaken by the Uc 
Respond to New Commands from the Remote Controller 
The execution of the MAINLINE program is split up into sections of code who's 
functions and organisation arc illustrated in the following diagram. 
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The functions or the vari{JUS sections of code in the previous diagram arc 
described here um.I.er. 
SETUP 
This section of code organises the HC' l l to deal with the reception of interrupts 
which it receives from the 82527 whenever an M02 message is rccch 'A.I. This is 
achk:vcd by the following steps: 
r·J Alter the INT Vector Address to 'llashagain" 
: J Set the HCI 1 to enable the reception of intcrntpL-; 
INITIALISE 
This section of code deals with the initialising of the 82527 to deal with the Host 
to Interface communications and the network CAN to CAN communications. 
The functions carried out in this section of code are listed below: 
Cl Set CPU interface SCLK = XT AL /2 and MCLK = SCLK 
[1 Enable write access to configuration registers to allow the following to be 
implemented: 
fJ Enable TX 1 Transmitter 
0 Bypass the input comparator 
Cl Set the SJW and Baud Rate Prescalar to 1 
D Set to 1 sample period per bit and make TSEG I = 7 and TSEG2 
=6 
0 Disable any further access to this register 
0 Set all MO's Contig O and Contig 1 registers to #$55 - Reset 
D Set the Global Mask to 'Don't Care' ,(accept any identifer). except the last 
four bits of every message identifer 
0 Set for extended message objects 
0 Set Message Object 1 to transmit; Message Object 2 to receive; and 
Message Object 3 to Receive 
· [1 Set the idcnti tier bi ts of each Message Object to 1 for MO 1, 2 for M03 
and 3 for M03 
D End the initialisation procedure of the 82527 
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SMAI.L TIME ln:LA Y 
Thi: purposi: of thi: ti mi: dday is to causc a hricf <lday alter the initialisation of 
thi: I lost to 82527 and the CAN to CAN communications. This delay ensures 
suflich.'nt ti lllL' for tht: com.:ct function of thr.: system. 
This proecdurL' loads the accumulator with #$FFfl.'h ((15535 decimal). As each 
delay loop takes '2.5uS to complete, it corresponds to a delay of2.5uS X 65535 '"' 
I 63mS dclay every time this section of code is ex1:cutcd. 
RECEIVE 
This section sets up the 82527 for the reception of M02, and M03 
, I L. 
lJ 
Set M02 and M03 to valid and indicates it is new data 
Set the M02 & M03 configuration registers 
REMOTE 
This section organises the 82527 for the transmission of MO I 
0 Set MOI to invalid so it can be reconfigured, without interrupting the 
Serial Bus, and restricts the transmission of the object which may contain 
invalid data, due to the fact that it is being updated. 
[l Gets the Current tracker status data from DFOOh and places it in the lowest 
byte location of MO I 
D Sets M01 to indicate it has new data 
[J Sets M01 to a valid message again, pending to he sent over the network 
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TRACKER 3 ALGORITHM 
The Tracker 3 algorithm is the section of cmk which was the original solar 
tracking program. The main modification to this elide was to install a set of code 
instructions at various major pmccdurcs and streams of program flow. 
The prinmry purpose of these code segments was to enable a data storage area on 
the user RAM (DFOO) to be continually updated. The data stored at this address 
rcpn::sents the current function of the solar tracker. 
This would causes very little interruption to the execution of the original program 
as each of these inserted code segments only consisted of a load instruction. 
After every instance of the data at DFOO being updated, a procedure called 
REMOTE is called. The purpose of this procedure is to transfer the data stored at 
DFOO into the 8252.7's CAM in Message Object t. 
The main sections of code are described in detail. However to aid in the 
understanding of these descriptions the following points should be noted: 
Cl The deadband is used to stop unnecessary continued minute adjustments 
of the solar tracker panel 
r1 The CdS cells are interfaced into the tracker sensing circuit in such a way 
that the ratio of incident light on each cell is inversely related to the 
voltage level seen at the AID converter input. Hence the statement E > W 
(E voltage value greater than West voltage value) actually means that the 
sensor has more incident light on it than the East sensor. 
The following flow chart is a description of the Tracker 3 algorithm, with the 
additional changes to deal with CAN communications. 
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The.: fun ct ions or the.: vu ri ous sect ions of cmle in t hr.: prcv ious di a gram an: 
desc.:ri hed hr.:rc.: u n<lc.:r. 
INITIALISE PORTS ANI> A/I> CONVERTEI{ 
Set Port /\ to incl u<lc bit 7 as an out put Ii nc. 
I nclu<lc all of Pon D I incs for output 
l l Scan group one.: of the analogue to digital converters 
SMALLTIME DELAY 
See the description of the 'SMALL TIME DELAY' procedure under the previous 
·MAINLINE ALGORITHM' section. For this particular procedure however the 
time delay value has been altered to a delay of 1.3mS. This is achieved by 
Decrementing 34h loops = 2.5uS X 52 = 1.3 mS of time delay. 
UPDATE DFOO TO 40 
Update DFOO to 40 which is used to indicate that the tracker is continuing normal 
operation. 
REMOTE 
The functions of this code have already been explained under the description of 
the 'MAINLINE' Code. 
LIGHTDATA 
This procedure has been previously discussed 
STALL SET 
Has the stall switch on the tracker been set? 
D IsN < 10 
FULLY WEST 
Has the tracker gone to it's full west position. If so then begin tracking east and 
store for sunrise. 
0 Is W<lO 
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IN DEADUAND 
Was the diffcrcnct: bt:twcen tht: East and West sensors great enough to wurrant 
moving th1.: pand in u East/West motion'! Or should the next N/S comparisons 
ht:t:n gone to '? 
Is 1:-W < 5 
W BRIGIITF.R THANE 
Detcm1ines whctht:r the Wt:st st:nsor hus more incident light on it thun the East 
sensor. if so. then track West (Backwards). The code looks a,; if it says the 
opposite but the greater the light on the CdS cell the lower the A/D value, due to 
the circuit design of the tracker sensor board. 
, : IS E> W 
E BRIGHTER THAN \\1 
Determines whether the East sensor more incident light on it than the West, if so, 
then track East {fon.vard). 
:_J IS E < W 
INDEADBAND 
Detennines whether the difference between the North and South sensors is so 
small as to not warrant a North/South movement? 
D Is S - N < 5 
NORTH BRIGHTER THAN SOUTH 
Determines whether the Nm1h sensor has more incident light on it than the South 
sensor; if so, then track North (Down). 
D IS S > N 
S BRIGHTER THAN N 
Detennines whether the South sensor has more incident light on it then the North 
sensor? ; lf so, then track South (Up). 
Ll ls S < N 
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SUNRISE ALGORITHM 
Thc following is a description of the SUNRISE algorithm. The main 
modification to the original procedure was lo include sections of code where the 
CAM of the 82527 was updated to indicate to the network the current functions 
being carried out hy the Controller. 
A Gcn;:ral Description of the SUNRISE function is as follows: 
V/hcn the solar panel has reached the full West position. which would be set to 
correspond lo the angle of the sun as it sets below the horizon. the realigning of 
the panel towards the East to meet the sunrise the following morning, could 
begin. (It was considered that the insignificant amount of sunlight received by the 
panel, between ifs full West position. and it's position when sunset was 
complete. would generate negligible power.) 
This realigning was achieved by programming the following sequence into the 
microcontrol!er. 
The East/West motor would revolve the panel back to the East as soon as the 
West mercury switch indicated full tilt. This rotation would not alter the North I 
South elevation and would continue regardless of ,vhat information the light 
sensors were detecting. Once the East mercury switch indicted 1hat the panel had 
reached the full East tilt position, the East rotation would stop. For correct 
operation to be able to continue in the morning the East mercury switch would 
then have to be deactivated otherwise the East light sensor would be unable to 
give correct information to the microcontroller. For this reason it was necessary 
for the microcontroller to rotate the East/West stepper motor rotate back towards 
the west until the mercury rolled back off the contacts. 
The panel would now be ready for the sunrise to occur. At this stage all the LDR 
sensors became operational, providing that the no rotation mode has been selected 
by the user. The solar panel however does not begin the normal tracking 
operation immediately. If this occurred. as soon as the sun appeared, the tracker 
may try to continue to track further East past the design limit, and the mercury 
switch would then be reactivated. This program would not be expecting this and 
as the input to the microcontroller would be -0 volts ( indicating more than 
maximum possible sunlight ) it would continue to drive itself to destruction. 
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For this reason the trnckcr is prognunmcd to wait until the sun has risen 
sutliciently high enough in th1..• horizon until the West scnsor dctt:cls more 
sunlight than the East sensor and then it continues the normal tracking opt:ration. 
The llowchart of this algorithm is shown ovcrpagc: 
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SUNRISE 
UPDATE DFOO 
TO 80 
REMOTE 
UGHTDATA 
UPDATE DFOO 
TO AO 
REMOTE 
BACKWARD 
BACKWARD 
L\GHTDATA 
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UPDATE DFOO 
TO 90 
REMOTE 
UGHTDATA 
y 
1cm 
IYTWE 
-
CONTROLLER AREA NETWORKS USE /\NI) INTERFACING TECI INIQUES 
The functions of the various sections of code in the previous diagram arc 
described here under. 
UPDATE DFOO TO 80 
A!-i the name of this section of code implies. 80 is stored at DFOO. waiting to he 
transmitted to the network. This indicates to the network that the tracker has 
begun to track East for sunrise. 
REMOTE 
Previously Described 
LIGHTDATA 
Previously Described 
FULLEAST 
Detennines whether the tracker has moved to the full East position. If it hasn't 
then keep going east or else proceed to the rest of the program 
UPDATE DFOOTO AO 
Tells the network that the network is in the Full East position 
0 Store AO at DFOO 
BACKWARD 
Previously Described 
LIGHTDATA 
Previously Described 
UPDATE DFOO TO 90 
Tells the network that the tracker is in East Position mode of operation. 
FULLEAST 
0 IS E < 10 
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WEAKLIGHT 
U W>FO 
E BRIGHTER TUAN W 
Rt..'lm:mbcr that sensor data is inversely related to light intensity 
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INTERRUPT ALGORITHM 
Whenever an intcnupt is received by the HC I I, the main primary controller 
algorithm pauses execution and the Interrupt algorithm takes precedence. At this 
stage the m!crocontroller will wait for a new command message to be received. 
The microcontrollcr will then interrogate the new message and depending upon 
ifs value ( listed below) will do one of the following: 
D 55h. When this value is received the algorithm will end the execution of 
the interrupt routine and will end with the RTI instruction. 
D FFH. The message object one will be updated to store 60h. This is the 
command to tell the tracker to stow the solar panel. The panel will track 
East until the East sensor receives an input value less than 10. At this 
stage the panel has reached the maximum position in which it can move 
East. Message object one is then updated to 20 H. The panel then moves 
two full cycles West and will continue to do this until the East sensor is 
greater than ten. Once this occurs the message object one is updated to 50 
h. at this stage the tracker wilt remain steady until the West sensor 
reaches a value less than FOh. then the algorithm will halt the operation of 
the panel until the East Sensor contains a value less than the West Sensor, 
when this occurs the procedure will complete operation with the RTI 
instruction. 
The purpose of this procedure, as the name implies, is to service the occurrence of 
an interrupt. The interrupt is generated at the HC1 I whenever a message is 
received and stored in the CAM of the 82527 at the M02 location . 
. This routine is the first one to be executed upon the occurrence of an interrupt. 
. The flow chart is over page 
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REMOTE 
LIGHTDATA 
V 
LIGHTDATA 
V 
113 19J7 
CONTROLLER AREA NETWORKS USE AND INTERFACING TECHNIQUES 
The t\mctions or the various sections or code in the previous diagram arc 
described here under. 
Flashagain 
U Resets the interrupt line 
IJ Clears the data byte of M03 
Cl Puts normal tracking info into location DFOO 
[] Runs the remote procedure 
Remote 
0 Update the MO I - tracking data CAN CAM: puts the data stored at D FOO 
into MOI, ai1 • .!ts it to active. 
0 Runs the Action procedure 
Action 
0 Waits for a valid data byte to arrive at M03 in the CAN CAM, while this 
is happening the tracker has halted operation. 
D The valid data will be either Resume operation ($55) or do a remote stow 
($FF). 
Gostow 
D Update DFOO to moving east($60) and call remot~, then proceeds to Sune. 
Suoe 
D Get the lightdata from the tracker sensors and uses the following code in 
.·.· Rdymm to set in sunrise pos .. 
. Rdymrn 
D Once in the backed off East position(sunrise) sets DFOOh to East position -
by remote($50) and calls remote. 
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Sunp&Morcn 
i l Wiil ~tay in this procedure, hence halting the operation of the tracker until 
Moren sullicicnt light is on the West sensor to begin tracking normal 
tracking operation again. 
TEl\iPST ALL ALGORITHM 
The Tcmpstall or ·No Rotation' function of the controller is initiated at the 
controller site. This mode is set by flicking u switch which in effect shorts the 
terminals of the North LDR. The microcontrollcr then detects that the sensor has 
gone to an unexpected "forbidden' voltage level. It responds to the situation by 
going back to the Hold procedure. The hold procedure simply waits until the 
sensor has gone back to the normal operating voltage levels. 
The flowchart can be seen overpage 
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T030 
REMOTE 
SET STEPPER 
PORTS TO OFF 
LIGHTDATA 
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The functions of the various sections of code in the pwvious diagram arc 
described here under. 
UPDATE DFOO TO 30 
Updates DFOOh with 30h, indicating that the temporary stall routine is beginning 
operation 
REMOTE 
The remote routine issues the message to the network that the controller is in 
temporary stall mode 
SET STEPPER PORTS TO OFF 
All the output lines to the stepper motors output, are turned off - 0 volts. 
LIGHTDATA 
Obtains new data from the CdS cells on the panel mounting plane and stores litis 
data as 
DOOO- EAST Sensor 
D001- WEST Sensor 
0002- SOUTH Sensor 
D003- NORTH Sensor 
This is accomplished by setting up index Accumulator X as a source address and 
index Accumulator Y as a destination address. Data is retrieved from X, (which 
points to one group of the AID converters which are part of Port E), and then 
stores the data at the destination pointed to by Y. This process occurs one 
location at a time. After each read and write cycle the source and destination 
registers are incremented by 1. This loop occurs 4 times so all of the light data is 
transferred one byte at a time from the AID converter to the memory locations as 
indicated above. 
ISN<5 
The data for the North CdS cell is compared to the number 05h. The program 
,,,-iJ1 continue tc re-.:rieve execute the lightdata procedure and compare to 05h until 
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the data is greater. at which time the execution of this loop is terminated. 
,JUMP TO BEGIN OF TRACKERJ 
As the name implies the program c.xccutionjumps tu BcgT3. Which is the top of 
the Tracker 3 program. 
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PROGRAM FOR THE PRIMARY MICROCONTROLLER 
* This is lhe program to be m.l<led to the solar tracker * 
***~*****~******************************************************* 
org $c000 ;Starting Address of Program 
l<laa #$7c :alter t\11·. IRQ interrupt vector 
staa $00cc 
ldd #tlashagain ;where to jump on interrupt 
std $00cf 
ldaa #$00 ;alter CCR to enable interrupts 
tap ;puts acca into ccr 
begin: JSr Initialise ;Initialise 8257.7 
jsr timedelay 
jsr receive ;Set for M02 & M03 
jsr remote ;Set up for MOI 
nop ;wasjsr flashled4 
nop ;wasJsr flashled4 
wait: nop ;wasjsr flashlcd5 
nop ;this is where the tracker 
nop ;program will go 
jrnp tracker3 
jrnp wait ;waiting for interrupt 
nop ;main prgram loop area 
end 
***************************************************************** 
• Initialise the 82527 registers * 
***************************************************************** 
Initialise: ldaa #$40 ;Set CPU interface SCLK = XT AL/2 
staa $6002 :and MCLK = SCLK 
Jdaa #$41 ;Set the CCE = I so write access 
staa $6000 ;to config registers 
ldaa #$42 ;Bypasses input comparator,one is 
stm1 $602f ;recessive. TX I enabled 
ldaa #$41 ~Gives SJW =I 
staa $603f ;and BRP = I 
ldaa #$67 ;Spl=O:one sample period, and 
staa $604f ;TSEG2=6, and TSEG 1 =7 
ldaa #$01 ;CCE=O:CPU has no write access to the 
staa $6000 ;configuration registers 
ldaa #$55 ;Reset control reg O and 1 
staa $6010 ;in all the messages. 
staa $6020 ;All the messages arc 
staa $6030 ;set to invalid. 
staa $6040 
staa $6050 
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staa $6060 
stm.1 $6070 
Stl!a $6080 
s1au $6090 
SI.ta $6flAO 
Simi $60BO 
StlUI $6()('0 
staa $601)0 
staa $60EO 
stm.1 $601)0 
staa $60EO 
staa $60FO 
staa $6011 
staa $6021 
staa $6031 
staa $6041 
staa $6051 
staa $6061 
staa $6071 
staa $6081 
staa $6091 
staa $60At 
staa $6081 
staa $60CI 
staa $60Dl 
staa $60El 
staa $60DJ 
staa $60El 
staa $60FI 
ldaa #$00 
SIM $6006 
staa $6007 
staa $6008 
staa $6009 
staa $600a 
lclaa #%01111000 
staa $600b 
ldaa #$8c 
staa $6016 
ldaa #$84 
staa $6026 
staa $6036 
ldaa #$00 
staa $6012 
staa $6013 
staa $6014 
ldaa #%00001000 
staa $6015 
ldaa #$00 
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;Set global Mask Standard and 
;extended to 00 which is 
;'don't care' 
; -Using extended mask registers-
;Set the last four bits of mask to 
;'care' 
;Transmit and receive using extended 
;Message I is transmit & 
;Message 2 & Message 3 is receive 
;Load the arbitration registers for 
;Message I - make 111 
;load the arbitration registers for 
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staa $6022 
staa $6023 
staa $6024 
ldaa #%000 I 0000 
staa $6025 
ldaa #$00 
staa $6032 
staa $6033 
staa $6034 
ldaa #%00011000 
staa $6035 
;Message 2 ~ make '2' 
; load the arbitration rcgi stcrs for 
:Message 3 ~ make '3' 
ldaa #$02 ;Reset lnit bit & Set IE bit 
staa $6000 ;otherwise no corns or interrupts 
rts ;End of initialisation 
*******************~*~******************************************* 
'" Receive procedures * 
***************************************************************** 
receive: ldaa #$56 ;Set message valid;Ncw data 
staa $6021 ;for message two and 
staa $6031 message three 
ldaa #$99 ;ConfigO > msgval=l,TXIE=O, 
staa $6020 ;RXIE=l. lntPnd=O M02 
ldaa #$95 ;M03 
staa $6030 
rts 
****************************************************~************ 
* MO! - Remote frame * 
***************************************************************** 
remote: ldaa #$55 
staa $6010 
ldaa $df00 
staa $601e 
ldaa #$56 
staa $6011 
ldaa #$95 
staa $6010 
rts 
;Message not valid -for update 
;Put Tracker data here 
;NewDat but not transmit 
;Message Valid again 
********************t******************************************** 
* Timedelay * 
***************************************************************** 
timedclay:ldx #$ffff 
loopy: dcx 
bne loopy 
rts 
******************•********************************************** 
* This is where the Stow or Resume procedures would be located 
* This routine is loaded whenever M02 is received 
nop 
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nop 
tlaslmgnin: nop 
nop 
ldaa 11$99 
staa $6020 
ldua 11$55 
SH\a ' $6030 
ldaa #$00 
staa $603c 
ldaa f/$95 
staa $6030 
ldaa #$70 
staa $dtUO 
Jsr remote 
action: ldaa $603e 
cmpa #$55 
beq go 
cmpa #$ff 
beq gostow 
jmp action 
gostow: ldaa #$60 
staa $df00 
jsr remote 
nep 
sune: jsr lightdata 
ldaa $d000 
cmpa #$10 
blo rdymn 
jsr forward 
jmp sune 
rdymn: ldaa #$20 
staa $df00 
jsr remote 
JSr backward 
Jsr backward 
jsr lightdata 
ldaa $d000 
cmpa #$10 
blo rdymn 
ldaa #$50 
staa $dill0 
Jsr remote 
sunp: jsr lightdata 
Ida $d001 
cmpa #$ffi 
bhi sunp 
moren: jsr lightdata 
ldaa $d000 
cmpa $d001 
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~ was ldaa $605f 
; was staa $c7 I 0 
;Reset int lnti'nd bit in thl: 
;CO reg of M02 & 5Fh data crasl:<l 
;M03 no longer uctiw .,.o can 
;be updated 
;Clear data hytc of M03 
;Make MOJ active again 
;remote frame info 
;remote frame info 
;update remote MO 
;Get data from M03 and do action 
;If it is Resume then leave 
;interrupt routine 
;If it is Stow tht:n stow and leave 
;Loop until choice is made 
;remote frame info 
;remote frame info 
;update remote MO 
;The tracker procedure follows 
;See if fully East yet 
;If yes then rdymom 
;If no keep going 
;remote frame info 
;remote frame info 
;update remote MO 
;back off extreme a bit 
;Go west until tilt sensor 
;Is deactivated 
;see above remote MO 
;data 20 sent in loop 
;Remote frame info 
;Remote frmame info 
;update remote MO 
;Has West got morning light 
;If no than stay 
;If yes than compare to east 
;If East still brighter than 
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blo morcn :West than stay else begin 
nop ; wasjmp begin 
go: rti : end of canon program 
·····································~···························· • 
• 
The following is the modified trm:kcr3.asm program 
org molificd, c500 data modilcd to dOOO etc 
• 
* 
••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 
tracker3: nop 
nop 
ldaa #%10000000 
staa $1026 
ldaa #$f8 
staa $100c 
ldaa #$ff 
staa $1009 
\dab #26 
ldaa #$34 
staa $I030 
loop: decb 
bne loop 
begt3: ldaa #$40 
staa $df00 
JSr remote 
jsr lightdata 
ldaa $d003 
cmpa #$10 
blo stall 
ldaa $d001 
cmpa #$10 
blo full west 
ldaa $d000 
suba $d001 
cmpa #$5 
blo updown 
ldaa $d000 
cmpa $d001 
bhi bward 
blo fward 
fward JSr forward 
jmp updown 
bward JSr backward 
updown: ldaa $d002 
suba $d003 
cmpa #$5 
blo begt3 
ldaa $d002 
cmpa $d003 
bhi jumpdown 
blo jumpup 
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:the modified trackcr3 
;program follows 
;Include PA7 as output line 
;Value to set the mask 
;output value to OC 1 M ma'ik enable 
;set all the bits for port d 
;as output 
;26 loops of the time loop 
;scan group one AtoDs 
;Remote frame info 
;Remote frame info 
;update remote frame info 
;obtain data for light levels 
;test for stall 
;has tracker gone fully West 
;begin deadband East/West 
;begin East/West compare 
;these are the 
;east west movements 
;Go East 
;Go West 
;begin deadband North/South 
;begin North/South compare 
;these are the 
;North I South movements 
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jmp hcgt3 
jumpup: .1sr up 
jmp hcgt3 
jumpdown: jsr down 
jmp hcgt3 
ti..1\lwcst: jmp sunrise 
stall: jmp tcmpstall 
***************************************************************** 
* Surise Routine to align for sunrise after sunset * 
*****************************************************~*********** 
sunnse: ldaa #$80 
staa $dfUO 
.1sr remote 
jsr lightdata 
ldaa $d000 
cmpa #$10 
blo rdymorn 
Jsr forward 
jmp sunrise 
rdymom: lciaa #$a0 
sunup: 
staa $dfUO 
Jsr remote 
jsr backward 
Jsr backward 
jsr lightdata 
ldaa $d000 
cmpa #$10 
blo rdymom 
ldaa #$90 
staa $df00 
Jsr remote 
jsr lightdata 
Ida $d001 
cmpa #$f0 
bhi sunup 
moresun: jsr lightdata 
ldaa $ci000 
cmpa $d001 
blo moresun 
Jmp begt3 
;remote frame info 
;remote frame info 
;update remote MO 
;See if fully East yet 
;If yes then rdymorn 
;If no keep going 
;remote frame info 
;remote frame info 
;update remote MO 
;back off exreme a bit 
;Go west until tilt sensor 
;Is deactivated 
;remote frame info 
;remote frame info 
;update remote MO 
;Has West got morning light 
;If no than stay 
;If yes than compare to east 
;If East still brighter than 
;West than stay else begin 
***************************************************************** 
* Routine to obtain light level data * 
****(************************************************************ 
lightdata: ldaa #04 
staa $dc00 
ldx #$1031 
ldy #$d000 
more: ldaa O,x 
staa O,y 
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mx 
iny 
dee $dc00 
bnc more 
rts 
* The following temporarily stalls the tracker~ idle state * 
*****************************•*******~*************************** 
tcmpstall: ldaa #$.10 
staa $dtl)O 
jsr remote 
ldaa #%00000000 
staa $100d 
staa $1008 
goyet: JSr lightdata 
ldaa $d003 
crnpa #$5 
· blo goyet 
jmp begt3 
;Remote frame info 
;Remote frame info 
;update remote frame info 
;no output to stepper motors 
***************************************************************** 
* The following controls the way the motor does a forward movement * 
***************************************************************** 
* This makes the tracker go east 
forward: ldaa #%01000000 ;First step of motor 
staa $100d ;output data to OC1D and port 
jsr slower 
ldaa #%01100000 ;Second step of motor 
staa $100d ;Output data to OC1D and port 
isr 
.J slower 
ldaa #%00100000 ;Third step of motor 
staa $100d ;Output data to OClD and port 
jsr slower 
ldaa #%00110000 ;Fourth step of motor 
staa $100d _;Output data to OCl D and port 
jsr slower 
ldaa #%00010000 ;Fivth step of motor 
staa $100d ;Output data to OC l D and port 
jsr slower 
ldaa #%00011000 ;Sixth step of motor 
staa $100d ;Output data to OC1D and port 
.JST slower 
ldaa #%00001000 ;Seventh step of motor 
staa $100d ;Output data to OC1D and port 
jsr slower 
ldaa #%01001000 ;Eight step of mr!t'1r 
staa $100d 
jsr slower 
rts 
***************************************************************** 
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* The following procccdure is to control the motors reverse * 
* revolution * 
*************************~*************************************** 
* This makes the tracker go west 
backward: ldmi #%0 I 000000 ;First step or motor 
staa $\OO<l ;output data 1<1 OC ID and port 
jsr slower 
ldaa #%01001000 ;Second step or motor 
staa $\OO<l ;Output data to OC 1 D and port 
jsr slower 
ldaa #%00001000 ;Third step of motor 
staa $J00d ;Output data to OC 1 D and port 
jsr slower 
ldaa #%00011000 ;Fourth step of motor 
staa $100d ;Output data to OCI D and port 
JST slower 
ldaa #%00010000 ;Fivth step of motor 
staa $100d ;Output data to OC ID and port 
jsr slower 
ldaa #%00110000 ;Sixth step of motor 
staa $100d ;Output data to OC 1 D and port 
jsr slower 
ldaa #%00100000 ;Seventh step of motor 
staa $100d ;Output data to OC1D and port 
JSr slower 
ldaa #%01100000 ;Eighth step of motor 
staa $100d 
JSr slower 
rts 
***************************************************************** 
* The following controls the way the motor does a up movement * 
* ** * *** * **** ** ** * * ** * * **** ** ** * ** ** *** * *·* * * * * ** * *** * * ** ** ** * **** * 
up: ldaa #%00000100 ; First step of motor 
staa $1008 ;output data to OC l D and port 
jsr slower 
ldaa #%00001100 ;Second step of motor 
slaa $1008 ;Output data to OClD and port 
jsr slower 
ldaa #%00001000 ;Third step of motor 
staa $1008 ;Output data to OC 1 D and port 
jsr slower 
ldaa #%00011000 ;Fourth step of motor 
staa $1008 ;Output data to QC 1 D and port 
jsr slower 
ldaa #%00010000 ;Fivth step of motor 
staa $1008 ;Output data to OCl D and port 
. 
slower JSf 
ldaa #%00110000 ;Sixth step of motor 
staa $1008 ;Output data to OC 1 D and port 
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jsr slower 
ldaa #%00 I 00000 
staa $1008 
.1sr slower 
ldaa #%1001 00 I 00 
staa $ I 008 
JSr slower 
rts 
;Seventh step of motor 
;Outpul data to OC ID and port 
;Eight step of motor 
***************************************************************** 
* The following controls the way the motor docs a down movement * 
***************************************************************** 
down: ldaa #%00000 I 00 
staa $ JOOS 
.1sr slower 
ldaa #%00100100 
staa $1008 
JSr slower 
ldaa #o/000100000 
staa $1008 
JSr slower 
ldaa #%00 t 1 0000 
staa $1008 
JSr slower 
ldaa #%00010000 
staa $1008 
JSr slower 
ldaa #%00011 000 
staa $1008 
JSr slower 
ldaa #o/000001000 
staa $1008 
JSr slower 
ldaa #%00001100 
staa $1008 
jsr slower 
rts 
:First step of motor 
;output data to QC 1 D and port 
;Second step of motor 
;Output data to OC 1 D and port 
;Third step of motor 
;Output data to OCl D and port 
;Fourth step of motor 
;Output data to OC 1 D and port 
;Fivth step of motor 
;Output data to OC 1 D and port 
;Sixth step of motor 
;Output data to OCI D and port 
;Seventh step of motor 
;Output data to OC 1 D and port 
;Eight step of motor 
***************************************************************** 
* The following procedure is to control the time interval between * 
* succesive steps of the stepper motor * 
***************************************************************** 
slower: 
loopy: 
Jdx #$ffff 
dex 
bnc loopy 
rts 
*****•*********************************************************** 
* End of Operations * 
**************••••***************************~******************* 
finish: end 
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CONCLUSION 
The initial proposal to use the National Semiconductor DP8390 Local Arca 
Network Interface Controller and interface it .vith a Motorola MC68!-IC11 was 
abandoned because aller investigation it was realised that to fully utilise the 
capabilities of the Ethernet (IEEE 802.J) high speed communications system. 
whose attributes arc in the area of I arge data transfer. it s hou Id he in tcrfaccd with 
at least a 16-bit microcontrollcr. As the aim of this project was to fonn a 
communications system using a small 8-bit microcontrollcr it was considered 
unsuitable for utilisation in this project. 
The consequent research and investigation into the selection of the most suitable 
serial interface controller and connection method resulted in the following 
progressive cone I usions: 
0 The CAN system was chosen as the most suitable to be interfaced with an 
8-bit microcontroller tor the purposes of this project. 
rJ The Intel 82527 CAN controller was selected. 
D The 74HC138 was effectively utilised to ensure correct interfacing 
between the HC 11 EVB and the 82527. 
D A CAN Network was successfully established and tested in a real-time 
environment in a dua: monitoring and control role. 
A solar tracker was used for the purposes of testing the system in a real-time 
environment. The successful demonstration of the ability to monitor and possess 
an overriding control capability over a device already having its own PRIMARY 
control system, by an independent REMOTE control system, indicated that the 
system was successful. 
THE FINAL AIM OF THIS PROJECT WAS ACHIEVED. 
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The potential of such a system is unlimited. 
For exmnplc: 
In large building complexes, where each unit or cell has its own aircon<litiong, 
mechanical services installation, and control sr,1cms, the ability to monitor and 
have an overriding control over such systems from a central control and security 
position. without expensive dedicated wiring looms for each circumstance. would 
be invaluable. 
This wm1!J also apply to large hospital installations where comprehensive 
monitoring and control of major equipment and critical services is not only 
required at the specific locations but also desireablc at one central control point. 
Large industrial complexes with plant and equipment spread over the site could 
have comprehensive monitoring and management of their im,1allation from one 
central location at minimum cost. 
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APPENDIX A 
PCB C()NSTRUCTION 
PHOTORESIST PROCEDURE 
Coat the board evenly with photorcsist. 
2 Al low to dry ror - 15 minutes. 
3 Dry further in oven for - 20 minutes at 60 - 80 degrees Celsius. 
4 For double sided boards repeat steps I - 4 for other side. 
5 Attach artwork to both sides of board. 
6 Expose each side to UV source of light. 
7 Develop the board in Caustic Soda or Developer solution. 
8 Rinse in water to stop developing process. 
9 Check board for def~cts, correct these and then etch board in acid 
solution. 
PROBLEMS ENCOUNTERED WHEN DEVELOPING 
The following problems were encountered during the production of the Printed 
Circuit Board (PCB). 
0 Image adhered to the clear plastic artwork sheet. 
Diagnosis - The photoresist on the board was not dry enough. 
0 Image failed to develop. 
Diagnosis - As the board needs to absorb moisture while setting it may 
have been affected by one of the following 
• 
* 
* 
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The board was placed into the oven after 5 minutes drying time . 
This may have been insufficient time. 
The temperature of the oven may have been too high 
The humidity of the room may have heen too low due to the fact 
that the room was heated 
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This could have bccn due to the fact thc hoard was only allow to <lry for 5 
minutes bcfon: bdng put into the oven for drying or because the new oven used 
was too hnt. Either of these may havl! reduced the water absorption which tht: 
hoard must do while s1.:tting. Another possibility is the lacl that the room was too 
dry dut: to heating that was running both nights. 
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APPENDIX B 
CIRCUIT BOARD DESIGNS 
INTCAN 7 BOARD 
The artwork below is or the INTCAN7 board, which was produced using the 
EDWIN Sollwarc Package 
C'(l,:I', j;~ L.i w , ~ j~-.~ 
• . r1r1:m11 
·'··" ·/ "i 5r3v 
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lNTCAN 8 BOARD 
The artwork below is of the INTCAN8 board, which was pro<lm.:cd using the 
EDWIN Soilwan.: Pm:kagc 
1---·-
~----...... 
~ll<ll' i ~ li l.l ):Jr,nf. 
i1f'l:Jff11 
, . ·, '., 8 lr:!V 
s~RE:.-::::TT~W:-::I::-L-::K~n'>l":"":.s:-:o:""."'N-:---------, 3""'.'.'3------------1rm-
,;, ., .... ··-
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PORT REPLACEMENT BOARD UNIT 
The art work bd mv is of l he Port Rcplm:cmcn t l J nit BourJ. which was prod uccJ 
using the EDWIN Solhvarc Package 
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ACRONYMS AND ABRIDGMENTS 
AS 
ASCII 
BRP 
CAL 
CAM 
CAN 
CPU 
cs 
CSMA/CD 
DLC 
EEPROM 
EIE 
EVB 
IC 
ID 
1/0 
ISO 
LAN 
LCD 
LLC 
MAC 
MC 
MlSO 
MO 
MOSI 
NRZ 
OSI 
PLC 
PRU 
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Address Strobe 
American Standard Code for Information Interchange 
Baud Rate Prcscalar 
CAN Application Layer 
Content Addressable Memory 
Controller Arca Network 
Central Processing Unit 
Chip Select 
Carrier Sense Multiple Access with Collision Detection 
Data Length Code 
Electrically Erasable Programmable Read Only Memory 
Error Interrupts Enable 
Evaluation Board 
Integrated Circuit 
Unique Identifer 
Input/ Output 
International Standards Organisation 
Local Area Network 
Liquid Crystal Display 
Logical Link Control 
Media Access Control 
M icrocon tro l ler 
Master Input Slave Output 
Message Object 
Master Output Slave Input 
Non Return to Zero 
Open Systems Interconnection 
Programmable Logic Controller 
Port Replacement Unit 
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RAM 
ROM 
R/W# 
SCI 
SCK 
sos 
SIE 
SJW 
SPI 
ss 
STRA 
STRB 
UART 
Uc 
UV 
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Random Acci.:ss Mi.:mory 
Ri.:ad Only Mcm,11)' 
Read/ Writi.: line ( Wrik active low) 
Serial Communications Interface 
Synchronous Serial Clock 
Smart Distribution System 
Status change Interrupt Enable 
Synchronisation Jump Width 
Serial Peripheral Interface 
Slave Select 
Strobe A 
Strobe B 
Universal Asynchronous Receiver Transmitter 
M icrocontrol ler 
Ultra Violet 
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